最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ISL5216KI-1Z Datasheet

  • ISL5216KI-1Z

  • Four-Channel Programmable Digital DownConverter

  • 1095.01KB

  • 65頁

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ISL5216
TABLE 20. AGC GAIN READ STROBE REGISTER (IWA = *00Fh)
P(15:0)
FUNCTION
Writing to this location will sample the AGC loop filter output (forward gain value) to stabilize it for reading. The value is read from
15:0
this location after waiting the four clocks required for synchronization.
for RD;
N/A for WR
TABLE 21. AGC LOOP ATTACK/DECAY GAIN VALUES REGISTER (IWA = *010h)
P(31:0)
31:24
23:16
15:8
7:0
FUNCTION
Loop gain 0, decay gain value (signal decay, increase gain) 31:28 = EEEE (exponent), 27:24 = MMMM (mantissa).
Loop gain 1, decay gain value 23:20 = EEEE (exponent), 19:16 = MMMM (mantissa).
Loop gain 0, attack gain value (signal arrival, decrease gain) 15:12 = EEEE (exponent), 11:8 = MMMM (mantissa).
Loop gain 1, attack gain value 7:4 = EEEE (exponent), 3:0 = MMMM (mantissa).
TABLE 22. AGC GAIN LIMITS REGISTER (IWA = *011h)
P(31:0)
31:16
15:0
Upper gain limit. See AGC section.
Lower gain limit. See AGC section.
TABLE 23. AGC THRESHOLD REGISTER (IWA = *012h)
P(31:0)
15:0
FUNCTION
AGC threshold. Equals 1.64676 times the desired magnitude of the I1/Q1 output.
TABLE 24. AGC/DISCRIMINATOR CONTROL REGISTER (IWA = *013h)
P(15:0)
15:11
10
9
Set to zero.
碌P
AGC loop gain select.
Enable filter compute engine control of AGC loop gain. When this bit is set, bit 28 in the filter compute engine destination field selects
which loop gain to use with that filter output鈥檚 gain error. Setting bit 10 overrides this bit and forces a loop gain 1.
10:9
00
10
01
11
8
FUNCTION
Loop Gain 1 (碌P controlled)
Loop gain 0 (碌P controlled)
Loop Gain controlled by filter compute engine
Loop 1 (碌P override of filter compute engine)
FUNCTION
FUNCTION
Mean/Median. This bit controls the settling mode of the AGC. Mean mode settles to the mean of the signal and settles asymptotically
to the final value. Median mode settles to the median and settles with a fixed step size. This mode settles faster and more predictably,
but will have more AM after settling.
1
0
Mean mode
Median mode
7
6
5
dphi / dt strobe enable. Set this bit to 1 to get a dphi/dt output without having to feed back through the filter compute engine.
Unused. Set to zero.
PhaseOutputSel
1
0
d蠁/dt
Phase
4:3
2:0
DiscShift(1:0). Shifts the phase up 0-, 1-, 2-, or 3-bit positions, discarding the bits shifted off the top. This makes the phase modulo
360, 180, 90, or 45 degrees to remove PSK modulation. The resulting phase is 18 bits.
DiscDelay(2:0). Sets the delay, in sample times, for the d蠁/dt calculation.
000
111
1
8
39
July 8, 2005

ISL5216KI-1Z 產(chǎn)品屬性

  • Intersil

  • + 85 C

  • BGA

  • - 40 C

  • Tray

ISL5216KI-1Z相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！