最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ISL5216KI-1Z Datasheet

  • ISL5216KI-1Z

  • Four-Channel Programmable Digital DownConverter

  • 1095.01KB

  • 65頁(yè)

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ISL5216
Filter Compute Engine
R
E
G
9..-31
0..-23
L
I
M
I
T
R
E
G
M
U
X
1..-25
WITH RND
0..-23
IQ
M
U
X
I
Q
RAM
384
WORDS
I
Q
S
W
A
P
A
B
A
L
U
1..-23
DOWN SHIFT
0, 1, 2 PLACES
S
H
F
T
R
E
G
S
H
F
T
鈭?/div>
R/d蠁/dt
0..-23
INMUX (1:0)
S
W
A
P
A
RAMR/Wb
ADDRA (8:0)
ADDRB (8:0)
B
A
L
U
0..-21
ENFB, RNDSEL (2:0)
鈭?/div>
R
E
G
L
I
M
I
T
R
E
G
M
U
X
IQSWAP
COEF
RAMAEN
RAMBEN
QFUNCT
SHIFT (1:0)
REGEN4
COEF (21:0), SHIFT (1:0)
NOTE: PIPELINE DELAYS
OMITTED FOR CLARITY
The filter compute engine is a dual multiply-accumulator
(MAC) data path with a microcoded FIR sequencer. The filter
compute engine can implement a single FIR or a set of
filters. For example, the filter chain could include two
halfband filters, a shaping (matched) filter and a resampling
filter, all with different decimations. The following filter types
are currently supported by the architecture and microcode:
鈥?Even symmetric with even # of taps decimation filters
鈥?Even symmetric with odd # of taps decimation filters
(including HBFs)
鈥?Odd symmetric with even # of taps decimation filters
鈥?Odd symmetric with odd # of taps decimation filters
鈥?Asymmetric decimation filters
鈥?Complex filters
鈥?Interpolation filters (up to interpolate by 4)
鈥?Interpolation halfband filters
鈥?Resampling filters (under resampler NCO control)
鈥?Fixed resampling ratio filter (within the available number of
coefficients)
鈥?Quadrature to real filtering (w/ fs/4 up conversion)
The input to the filter compute engine comes from one of
three sources鈥攁 CIC filter output (which can also be
another backend section), the output of the filter compute
engine (fed back to the input) or the magnitude and d蠁/dt fed
back from the cartesian-to-polar coordinate converter.
The number and size of the filters in the chain is limited by the
number of clock cycles available (determined by the
decimation) and by the data and coefficient RAM/ROM
resources. The data RAM is 384 words (I/Q pairs) deep. The
data addressing is modulo in power-of-2 blocks, so the
maximum filter size is 256. The block size and the block starting
memory address for each filter is programmable so that the
available memory can be used efficiently. The coefficient RAM
is 192 words deep. It is half the size of the data memory
because filter coefficients are typically symmetric. ROMs are
provided with halfband filter coefficients, resampling filter
coefficients, and constants. The filter compute engine exploits
symmetry where possible so that each MAC can compute two
filter taps per clock by doing a pre-add before multiplying. In the
case of halfband filters, the zero-valued coefficients are skipped
for extra efficiency. There is an overhead of one clock cycle per
input sample for each filter in the chain (for writing the data into
the data RAM) and (except in special cases) a two clock cycle
overhead for the entire chain for program flow control
instructions.
The output of the filter compute engine is routed through a
FIFO in the main output path. The FIFO is provided to more
evenly space the FIR outputs when they are produced in bursts
(as when computing resampling or interpolation filters). The
FIFO is four samples deep. The FIFO is loaded by the output of
the filter when that path is selected. It is unloaded by a counter.
The spacing of the output samples is specified in clock periods.
The spacing can be set from 1 (fall through) to 4096 samples
14
OUTSEL
ENLIMIT
IFUNCT
ENHR1
ENHR2
July 8, 2005

ISL5216KI-1Z 產(chǎn)品屬性

  • Intersil

  • + 85 C

  • BGA

  • - 40 C

  • Tray

ISL5216KI-1Z相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL [...
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL [...
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Four-Channel Programmable Digital DownConverter
    INTERSIL
  • 英文版
    Quad Programmable Up Converter
    INTERSIL
  • 英文版
    Pre-Distortion Linearizer
    INTERSIL
  • 英文版
    CommLink Direct Digital Synthesizer
    Intersil
  • 英文版
    Four-Channel Wideband Programmable DownConverter
    INTERSIL
  • 英文版
    3.3V Ringing SLIC Family for Voice Over Broadband (VOB)
    INTERSIL
  • 英文版
    Low Power Ringing SLIC for Home Gateways
    INTERSIL
  • 英文版
    Dual 8-bit, +3.3V, 260+MSPS, High Speed D/A Converter
    intersil
  • 英文版
    Dual 8-bit, +3.3V, 130/210+MSPS, High Speed D/A Converter
    INTERSIL
  • 英文版
    3V Dual 8-Bit, 20/40/60MSPS A/D Converter with Internal Volt...
    Intersil
  • 英文版
    Dual 10-bit, +3.3V, 260+MSPS, High Speed D/A Converter
    intersil
  • 英文版
    Dual 10-bit, +3.3V, 130/210+MSPS, High Speed D/A Converter
    INTERSIL
  • 英文版
    3V Dual 10-Bit, 20/40/60MSPS A/D Converter with Internal Vol...
    Intersil
  • 英文版
    10-bit, +3.3V, 260+MSPS, High Speed D/A Converter
    INTERSIL

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！