最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ISL5217 Datasheet

  • ISL5217

  • Quad Programmable Up Converter

  • 799.82KB

  • 43頁(yè)

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ISL5217
Gain Profile RAM Read/Write Procedure
Write Access to the Gain Profile RAM
1. Enable the gain profile hold mode by setting bit 14 of the
Main Control register 0x0c.
2. Load the RAM data to location 0x14.
3. Load the RAM write address to location 0x15. A write
strobe transfers the contents of the register at location
0x14 into the RAM location specified by the contents of
the register at location 0x15. (Indirect address[15] =0).
4. Wait 4 clock cycles before performing the next write to the
RAM data register.
5. Repeat steps 2-4.
6. Return gain control back to the channel by disabling the
gain profile hold 0x0c, bit 14.
Write Access to the Coefficient RAMs When I
Equal Q
1. Enable the
碌P
hold mode by setting bit 12 of the Main
Control register 0x0c.
2. Load the RAM data to location 0x14 with the coefficient.
3. Load the RAM write address to location 0x15. A write
strobe transfers the contents of the register at location
0x14 into the RAM location specified by the contents of
the register at location 0x15. (Indirect address[15] =0,
Indirect address[9:8] =鈥?1鈥?.
4. Wait 4 clock cycles before performing the next write to the
RAM data register.
5. Repeat steps 2-4.
6. Return RAM control back to the channel by disabling the
碌P
hold mode.
Read Access to the Gain Profile
1. Enable the gain profile hold mode by setting bit 14 of the
Main Control register 0x0c.
2. Load the RAM read address and 0x8000 to location 0x15.
A read strobe transfers the contents of the RAM location
specified by the contents of the register at location 0x15
onto the read bus. (Indirect address[15] =1, Indirect
address[9:8] =鈥?0鈥?.
3. Wait 4 clock cycles before performing the next write to the
RAM address register.
4. Repeat steps 2-3.
5. Return gain control back to the channel by disabling the
gain profile hold 0x0c, bit 14.
Read Access to the I Coefficient RAM
1. Enable the
碌P
hold mode by setting bit 12 of the Main
Control register 0x0c.
2. Load the RAM read address and 0x8100 to location 0x15.
A read strobe transfers the contents of the RAM location
specified by the contents of the register at location 0x15
onto the read bus. (Indirect address[15] =1, Indirect
address[9:8] =鈥?1鈥?.
3. Wait 4 clock cycles before performing the next write to the
Ram address register.
4. Repeat steps 2-3.
5. Return RAM control back to the channel by disabling the
碌P
hold mode.
Coefficients RAM Read/Write Procedure
(16-bit 2鈥檚 Complement Format)
The RAM address used for the I and Q coefficient RAM
depends on the filter. Indirect page 3 is used when the
coefficients are equal. When the coefficients are not equal
indirect page 1 is used.
Read Access to the Q Coefficient RAM
1. Enable the
碌P
hold mode by setting bit 12 of the Main
Control register 0x0c.
2. Load the RAM read address and 0x8200 to location 0x15.
A read strobe transfers the contents of the RAM location
specified by the contents of the register at location 0x15
onto the read bus. (Indirect address[15] =1, Indirect
address[9:8] =鈥?0鈥?.
3. Wait 4 clock cycles before performing the next write to the
RAM address register.
4. After all data has been loaded, return RAM control back
to the channel by disabling the
碌P
hold mode.
Write Access to the Coefficient RAMs When I Not
Equal Q
1. Enable the
碌P
hold mode by setting bit 12 of the Main
Control register 0x0c.
2. Load the RAM data to location 0x14 with the Q
coefficient.
3. Load the RAM data to location 0x14 with the I coefficient.
4. Load the RAM write address to location 0x15. A write
strobe transfers the contents of the register at location
0x14 into the RAM location specified by the contents of
the register at location 0x15. (Indirect address[15] =0,
Indirect address[9:8] =鈥?1鈥?.
5. Wait 4 clock cycles before performing the next write to the
RAM data register.
6. Repeat steps 2-5.
7. Return RAM control back to the channel by disabling the
碌P
hold mode.
Coefficients RAM Read/Write Procedure
(24-bit Floating Point Format)
The 24-bit floating point mode must be enabled by setting bit
12 of control word 0x17. The I and Q coefficients must be
loaded separately in this mode.
Write access to the Coefficient RAMs
1. Enable the
碌P
hold mode by setting bit 12 of the Main
Control register 0x0c and bit 12 of the Test Control
register 0x17.
2. Load the RAM data to location 0x14 with the iCoef<3:0>,
iShift<3:0>, qCoef<3:0>, qShift<3:0>.
18

ISL5217 PDF文件相關(guān)型號(hào)

ISL5217KIZ

ISL5217相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！