最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ISL5216KIZ Datasheet

  • ISL5216KIZ

  • Four-Channel Programmable Digital DownConverter

  • 65頁

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ISL5216
TABLE 45.
碌P/TEST
INPUT BUS ENI REGISTER (GWA = F808h)
P(15:0)
N/A
FUNCTION
A write to this location, generates and ENI strobe for the
碌P
driven input port (when selected via bit 12 of IWA *000h).
TABLE 46. SYNCO STROBE REGISTER (GWA = F809h)
P(15:0)
N/A
FUNCTION
A write to this location will cause a one-clock-wide pulse on the SYNCO pin. The SYNCO pin is used to synchronize multiple channels
or parts. The SYNCO pin from one part is typically connected to the SYNCI pin of all the parts. Up to two pipeline registers may be
inserted in the SYNCO to SYNCI path.
TABLE 47. SYNCI STROBE REGISTER (GWA = F80Ah)
P(15:0)
N/A
A write to this location generates a SYNCO pulse but also feeds it back to the SYNCI input.
TABLE 48. TEST CRC REGISTER (GWA = F80Bh)
P(15:0)
15:0
Test CRC register. Load comparison signature into 15:0. Following a BIST test, the part returns its computed signature to 31:16.
TABLE 49.
碌P
FIFO READ ORDER CONTROL REGISTER (GWA = F820h thru F83Fh)
P(15:0)
4:0
C C D D D,
where CC is the channel number and DDD is the data type.
DDD
000
001
010
011
100
101
110
111
Data Type
I(23:8)
I(7:0),8*zeros
Q(23:8)
Q(7:0),8*zero
Mag(23:8)
Mag(7:0),8*zero
Phase(15:0)
AGC gain (15:0)
The upper 16 bits of the I data path via the FIFO/AGC.
The lower 8 bits of the I data path.
The upper 16 bits of the Q data path via the FIFO/AGC.
The lower 8 bits of the Q data path.
The upper 16 bits of magnitude (after the gain adjust described in channel register)
The lower 8 bits of magnitude.
The upper 16 bits of phase.
The upper 16 bits of the AGC gain.
FUNCTION
The five bits selecting the data type are encoded as follows:
Table of Indirect Read Address (IRA) Registers
The address decoding for the read source locations is given
below. The internal address of the data to be read is written
to direct address 3 (ADD(2:0) = 3) to select and/or fetch the
data. A strobe is generated, if needed, to fetch or stabilize
the data for reading. If a strobe is needed, the indirect read
address must be written to direct address 3 each time the
data is needed. If a strobe is not needed, the data can be
read repeatedly at direct addresses 0 and 1(ADD(2:0) = 0
and 1, respectively) with any changes in the data showing up
immediately. The strobe to sample the AGC gain is
generated separately by an indirect write (see IWA *00Fh in
the
Tables of Indirect Write Address Registers).
This allows
the AGC gain of all the channels to be sampled
simultaneously. The indirect read address register is shared
with indirect write address register, so a data verification
read may be done immediately after a write without needing
to write the register address to ADD(2:0) = 3 again.
NOTE: These Indirect Read Addresses are repeated for each channel. In the addresses below, the
*
field is the channel select nibble. These bits
of the Indirect Address select the target channel register for the data being read. Values of 0 through 3 and F are valid.
TABLE 50. TABLE OF INDIRECT READ ADDRESS (IRA) REGISTERS
IRA
*000h
*001h
*002h
BITS
24:0
15:0
15:0
Channel Input Select / Format
PN Gain
CIC Decimation
FUNCTION
47
July 8, 2005

ISL5216KIZ 產(chǎn)品屬性

  • Intersil

  • + 85 C

  • BGA

  • - 40 C

  • Tray

ISL5216KIZ相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！