最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ISL5216KIZ Datasheet

  • ISL5216KIZ

  • Four-Channel Programmable Digital DownConverter

  • 333.26KB

  • 65頁

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

ISL5216
TABLE 40. SERIAL CLOCK CONTROL REGISTER (GWA = F803h)
P(15:0)
5
4
3
FUNCTION
When set to 1, this bit will keep the serial clock disabled after a hardware reset until receipt of the first SYNCI signal.
Enables resetting serial clock divider on SYNCI. When enabled, a SYNCI enabled for any of the four serial data outputs in the
Reset/Sync register (GWA = F802h, bits 24, 16, 8 or 0) will reset the serial clock divider.
SCLK polarity.
1
0
2:0
Clock low to high transition occurs at the center of the data bit.
Clock high to low transition at the center of the data bit.
SCLK rate.
000
001
010
011
100
101
Serial clock disabled.
Serial clock rate is Input CLK Rate.
Serial clock rate is Input CLK Rate/2.
Serial clock rate is Input CLK Rate/4.
Serial clock rate is Input CLK Rate/8.
Serial clock rate is Input CLK Rate/16.
Other codes are undefined.
TABLE 41. INPUT LEVEL DETECTOR SOURCE SELECT/FORMAT REGISTER (GWA = F804h)
P(31:0)
24
23
22
21
20:18
Set to 0.
Set to 0.
Set to 0.
Not used. Set to zero.
Input level detector floating point saturation level. Offsets the exponent to normalize the shift code. The ones-complement of these
bits is added to the exponent bits from the input section to obtain the shift code, allowing the user to normalize the inputs to the same
bit weights in the accumulators. For example, if the maximum expected exponent is 5 (101), programming this value into 20:18
causes 2 (010) to be added to the exponent normalizing it to a full scale shift code of 7. Set to 000 for fixed point inputs.
Enables the new (ISL5216) floating point modes; the 11-, 12-, 13- and 14-bit modes with 42dB of gain, and 15- and 16-bit modes
with 18dB and 6dB ranges, respectively. The X-1 input must be used for 14-, 15- and 16-bit modes. See
Floating Point Input Mode
Bit Mapping Tables
for details.
Floating point mode select bit 2. Used with GWA F804h, bits 8:7 to select the floating point mode/format. See
Floating Point Input
Mode Bit Mapping Tables
for details.
Channel Input Source Selection. Selects as the data input for the level detector either A(15:0), B(15:0), C(15:0), D(15:0) or the
碌P
Test Input register as shown below.
15:13
000
001
010
011
100
Source Selected
A(15:0)
B(15:0)
C(15:0)
D(15:0)
碌P
Test input register.
This is provided for testing and to zero the input data bus when a channel is not in use.
The Global Write Address register for the
碌P
Test input register is F807h.
FUNCTION
17
16
15:13
12
碌P
Register input enable select
1 = bit 11, 0 = one clock wide pulse on each write to location F808h. Select 0 to write data test data into the part. Select 1 to input a
constant or to disable the input for minimum power dissipation when the input level detector section is unused.
碌P
input enable. When bit 12 is set, this bit is the input enable for the
碌P
register input. Active low. 0=enabled, 1=disabled.
Parallel Data Input Format
0
1
Two鈥檚 complement
Offset binary
11
10
45
July 8, 2005

ISL5216KIZ 產(chǎn)品屬性

  • Intersil

  • + 85 C

  • BGA

  • - 40 C

  • Tray

ISL5216KIZ相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！