最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ISL5585 Datasheet

  • ISL5585

  • 3.3V Ringing SLIC Family for Voice Over Broadband (VOB)

  • 24頁(yè)

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ISL5585
Ringing Input
The ringing input, V
RS
, is a high impedance input. The high
impedance allows the use of low value capacitors for AC
coupling the ring signal. The V
RS
input is enabled only
during the ringing mode, therefore a free running oscillator
may be connected to VRS at all times.
When operating from a battery of -100V, each amplifier, Tip
and Ring, will swing a maximum of 95V
P-P
. Hence, the
maximum signal swing at VRS to achieve full scale ringing is
approximately 2.4V
P-P
. The low signal levels are compatible
with the output voltage range of the CODEC. The digital
nature of the CODEC ideally suits it for the function of
programmable ringing generator.
The quiescent power of the device in the ringing mode is
defined in Equation 58.
P
r
(
Q
)
=
V
BH
脳
I
BHQ
+
V
BL
脳
I
BLQ
+
V
CC
脳
I
CCQ
(EQ. 58)
The total power during the ringing interval is the sum of the
quiescent power and loading power:
V
RMS
P
r
=
P
r
(
Q
)
+
V
BH
脳
I
AVG
鈥?-----------------------------------------
-
Z
REN
+
R
LOOP
2
(EQ. 59)
For sinusoidal waveforms, the average current, I
AVG
, is
defined in Equation 60.
V
RMS
脳
2
2
I
AVG
=
錚?/div>
--
錚?/div>
-----------------------------------------
-
-
錚?蟺錚?/div>
Z
REN
+
R
LOOP
(EQ. 60)
Logic Control
Ringing patterns consist of silent intervals. The ringing to
silent pattern is called the ringing cadence. During the silent
portion of ringing, the device can be programmed to any
other operating mode. The most likely candidates are low
power standby or forward active. Depending on system
requirements, the low or high battery may be selected.
Loop supervision is provided with the ring trip detector. The ring
trip detector senses the change in loop current when the phone
is taken off hook. The loop detector full wave rectifies the
ringing current, which is then filtered with external components
R
RT
and C
RT
. The resistor R
RT
sets the trip threshold and the
capacitor C
RT
sets the trip response time. Most applications will
require a trip response time less than 150ms.
Three very distinct actions occur when the devices detects a
ring trip. First, the DET output is latched low. The latching
mechanism eliminates the need for software filtering of the
detector output. The latch is cleared when the operating
mode is changed externally. Second, the VRS input is
disabled, removing the ring signal from the line. Third, the
device is internally forced to the forward active mode.
The silent interval power dissipation will be determined by
the quiescent power of the selected operating mode.
Unbalanced Ringing
The ISL5585GCM offers Unbalanced Ringing mode (010).
This feature accommodates some Analog PBX Trunk Lines
that require the Tip terminal to be held near ground for the
duration of the ringing bursts. The Tip terminal is offset to
0V鈥檚 with an internal current source that is applied to the
inverting input of the Tip amplifier. This reduces the
differential ringing gain to 40V/V. The Ring terminal will
center at Vbh/2 and swing from -Vbh to ground. As in
Balanced Ringing, off hook detection is accomplished by
sensing the peak current and comparing it to a preset
threshold. This allows the same sensing, comparing and
threshold circuitry to be used in both Ringing modes. This
mode of operation does not require any additional external
components.
Forward Loop Back
Overview
The Forward Loop Back mode (FLB, 101) provides test
capability for the device. An internal signal path is enabled
allowing for both DC and AC verification. The internal 600鈩?/div>
terminating resistor has a tolerance of
鹵20%.
The device is
intended to operate from only the low battery during this
mode.
Power Dissipation
The power dissipation during ringing is dictated by the load
driving requirements and the ringing waveform. The key to valid
power calculations is the correct definition of average and RMS
currents. The average current defines the high battery supply
current. The RMS current defines the load current.
The cadence provides a time averaging reduction in the
peak power. The total power dissipation consists of ringing
power, P
r
, and the silent interval power, P
s
.
t
r
t
s
P
RNG
=
P
r
脳
------------- +
P
s
脳
-------------
-
-
t
+
t
t
+
t
r
s
r
s
Architecture
When the forward loop back mode is initiated internal
switches connect a 600鈩?load across the outputs of the Tip
and Ring amplifiers.
TIP
TIP AMP
(EQ. 57)
The terms t
R
and t
S
represent the cadence. The ringing
interval is t
R
and the silent interval is t
S
. The typical cadence
ratio t
R
:t
S
is 1:2.
600鈩?/div>
RING AMP
RING
FIGURE 13. FORWARD LOOP BACK INTERNAL TERMINATION
17

ISL5585 PDF文件相關(guān)型號(hào)

ISL5585 XXX,ISL5585AIMZ,ISL5585BIMZ,ISL5585CIMZ,ISL5585DIMZ,ISL5585ECMZ,ISL5585ECRZ,ISL5585FCRZ,ISL5585GCMZ

ISL5585相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL [...
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL [...
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Four-Channel Programmable Digital DownConverter
    INTERSIL
  • 英文版
    Quad Programmable Up Converter
    INTERSIL
  • 英文版
    Pre-Distortion Linearizer
    INTERSIL
  • 英文版
    CommLink Direct Digital Synthesizer
    Intersil
  • 英文版
    Four-Channel Wideband Programmable DownConverter
    INTERSIL
  • 英文版
    3.3V Ringing SLIC Family for Voice Over Broadband (VOB)
    INTERSIL
  • 英文版
    Low Power Ringing SLIC for Home Gateways
    INTERSIL
  • 英文版
    Dual 8-bit, +3.3V, 260+MSPS, High Speed D/A Converter
    intersil
  • 英文版
    Dual 8-bit, +3.3V, 130/210+MSPS, High Speed D/A Converter
    INTERSIL
  • 英文版
    3V Dual 8-Bit, 20/40/60MSPS A/D Converter with Internal Volt...
    Intersil
  • 英文版
    Dual 10-bit, +3.3V, 260+MSPS, High Speed D/A Converter
    intersil
  • 英文版
    Dual 10-bit, +3.3V, 130/210+MSPS, High Speed D/A Converter
    INTERSIL
  • 英文版
    3V Dual 10-Bit, 20/40/60MSPS A/D Converter with Internal Vol...
    Intersil
  • 英文版
    10-bit, +3.3V, 260+MSPS, High Speed D/A Converter
    INTERSIL

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！