最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ISL5586 Datasheet

  • ISL5586

  • Low Power Ringing SLIC for Home Gateways

  • 605.14KB

  • 20頁(yè)

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

ISL5586
Impedance and Gain Derivations
The feedback mechanism for monitoring the AC portion of
the loop current consists of two amplifiers, the sense
amplifier (SA) and the transmit amplifier (TA). The AC
feedback signal is used for impedance synthesis. A detailed
model of the AC feed back loop is provided below
V
ZO
feedback current. This current is fed to the Tip and Ring
amplifiers and yields the relationship shown in Equation 40.
V
TR
= 鈥?/div>
2
脳 (
V
rx
鈥?/div>
V
ZO
)
(EQ. 40)
The voltage V
ZO,
is a function of the sense amplifier output
voltage V
SA.
R
S
V
Z0
= 鈥?/div>
V
SA
脳
------------
8K鈩?/div>
(EQ. 41)
Impedance Programming Resistor Derivation
The gain of the transmit amplifier, set by R
S
, determines the
programmed resistance of the SLIC. For complex line
terminations R
S
is replaced with a complex network Z
S
(Figure 1). The capacitor C
FB
blocks the DC component of
the loop current. Figure 11 illustrates the impedance
synthesis loop. Note that the ground symbols shown in
Figures 11 through 14 represent AC grounds, not
necessarily actual DC potentials.
The receiver block provides a single-ended to differential
conversion with a voltage gain of 2. The voltage at Tip and
Ring due to the feedback from V
ZO
is shown in Equation 35.
VTR
= 鈥?/div>
2
脳
V
ZO
(EQ. 35)
V
SA
can be expressed in terms of loop current as shown in
Equation 42.
3
-
V
SA
= 鈥?/div>
IL
脳
2
脳
20
脳
--
4
(EQ. 42)
Substituting Equation 42 into Equation 41 gives Equation 43.
R
S
3
-
V
Z0
= 鈥?/div>
IL
脳
2
脳
20
脳
--
脳
-----------
-
4 8K鈩?/div>
(EQ. 43)
The V
Z0
term in Equation 40 can now be replaced by
Equation 43 yielding Equation 44.
R
S
3
-
錚?錚?/div>
V
TR
= 鈥?/div>
2
脳
V
rx
鈥?/div>
2
錚?/div>
IL
脳
2
脳
20
脳
--
錚?/div>
脳
錚?/div>
------------
錚?/div>
錚?/div>
4
8K鈩?/div>
錚?/div>
(EQ. 44)
The Feedback amplifier (TA) provides the programmable
gain required for impedance synthesis to the Receiver block.
The output voltage (V
ZO
) is a function of the Sense Amplifier
output voltage and the gain of the feedback amplifier, which
can be substituted for V
ZO
.
R
S
VTR
= 鈥?/div>
2
脳
V
SA
脳
錚?/div>
------------
錚?/div>
錚?/div>
8K鈩?/div>
錚?/div>
(EQ. 36)
A loop equation can be derived for the 2-wire side that
replaces V
TR
as shown in the equation below.
R
S
3
-
V
2W
+
IL
脳
2R
p
= 鈥?/div>
2V
rx
鈥?/div>
IL
錚?/div>
4
脳
20
脳
--
錚?/div>
脳
錚?/div>
------------
錚?/div>
錚?/div>
4
錚?錚?/div>
8K鈩?/div>
錚?/div>
(EQ. 45)
The sense amplifier shown in Figure 11 is configured as a 4
input differential amplifier with a gain of 3/4. The output
voltage, V
SA
, is a function of the voltage across the Tip and
Ring sense resistors (20鈩?each) which can also be
expressed in terms of loop current.
V
SA
= 鈥?/div>
2
脳
20
脳
IL
脳 (
3
鈦?/div>
4
)
(EQ. 37)
Expressing IL in terms of V
2W
/Z
L
, rearranging, and solving
for V
2W
yields the relationship between the 2-wire voltage
and the output of the Receive amplifier.
Z
L
錚?/div>
錚?/div>
-
V
2W
= 鈥?/div>
2V
rx
脳
錚?/div>
-------------------------------------
錚?/div>
錚?/div>
Z
L
+
Z
0
+
2R
P
錚?/div>
(EQ. 46)
Substituting Equation 37 into Equation 35 and rearranging
terms yields Z
0
, the SLIC鈥檚 synthesized 2-wire impedance.
Rearranging and solving for R
S
, Equation 39 shows the
relationship between the impedance programming resistor
and the programmed impedance.
R
s
R
s
V
TR
3
-
-
Z
0
= ---------- =
4
脳
20
脳
IL
脳
--
脳
------------ =
60
脳
------------
4 8K鈩?/div>
IL
8K鈩?/div>
R
S
=
133.3
脳
Z
0
(EQ. 38)
The differential voice input is configured for a gain of 1.4.
The relationship between V
RX
and the voice input is shown
in Equation 47. Substituting for V
RX
, the 4-2-Wire gain is
shown in Equation 48. Note that the differential voice input is
outside the impedance synthesis loop, so the gain of the
receive amplifier has no effect on the SLIC鈥檚 impedance.
V
rx
=
1.4
脳 (
V
R XP
鈥?/div>
V
RXM
)
=
1.4
脳
V
RX4W
(EQ. 47)
(EQ. 39)
Z
L
V
2W
錚?/div>
錚?/div>
------------------- = 鈥?/div>
2.8
錚?/div>
-----------------------------------------
錚?/div>
-
-
V
RX4W
錚?/div>
Z
O
+ 2R
P
+ Z
L
錚?/div>
(EQ. 48)
4-WIRE TO 2-WIRE GAIN
The 4-wire to 2-wire gain is defined as the gain from the
differential receive input to the 2-wire load Z
L
. The gain is a
function of the terminating impedance, synthesized
impedance and protection resistors and is illustrated in
Figure 12. The input current to the receiver block Irx4w
comes from the difference of the V
RX
input current and the
4-14
When the combination of the device source impedance and
the protection resistors equal the terminating impedance, the
receive gain equals 2.92dB and is inverted with respect to
the 4-wire input.
2-WIRE TO 4-WIRE GAIN
The 2-wire to 4-wire gain (G
24
) is defined as the gain from the
Tip and Ring terminals (V
TR
) to the V
TX
differential output.

ISL5586相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL [...
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL [...
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
    INTERSIL
  • 英文版
    Four-Channel Programmable Digital DownConverter
    INTERSIL
  • 英文版
    Quad Programmable Up Converter
    INTERSIL
  • 英文版
    Pre-Distortion Linearizer
    INTERSIL
  • 英文版
    CommLink Direct Digital Synthesizer
    Intersil
  • 英文版
    Four-Channel Wideband Programmable DownConverter
    INTERSIL
  • 英文版
    3.3V Ringing SLIC Family for Voice Over Broadband (VOB)
    INTERSIL
  • 英文版
    Low Power Ringing SLIC for Home Gateways
    INTERSIL
  • 英文版
    Dual 8-bit, +3.3V, 260+MSPS, High Speed D/A Converter
    intersil
  • 英文版
    Dual 8-bit, +3.3V, 130/210+MSPS, High Speed D/A Converter
    INTERSIL
  • 英文版
    3V Dual 8-Bit, 20/40/60MSPS A/D Converter with Internal Volt...
    Intersil
  • 英文版
    Dual 10-bit, +3.3V, 260+MSPS, High Speed D/A Converter
    intersil
  • 英文版
    Dual 10-bit, +3.3V, 130/210+MSPS, High Speed D/A Converter
    INTERSIL
  • 英文版
    3V Dual 10-Bit, 20/40/60MSPS A/D Converter with Internal Vol...
    Intersil
  • 英文版
    10-bit, +3.3V, 260+MSPS, High Speed D/A Converter
    INTERSIL

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！