最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

RV5C348B Datasheet

  • RV5C348B

  • 4-WIRE SERIAL INTERFACE

  • 45頁

  • RICOH

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Rx5C348A/B
Interfacing with the CPU
DATA TRANSFER FORMATS
(1) Timing Between CE Pin Transition and Data Input / Output
The Rx5C348A/B adopts a 4-wire serial interface by which they use the CE (Chip Enable), SCLK (Serial Clock),
SI (Serial Input), and SO (Serial Output) pins to receive and send data to and from the CPU. The 4-wire serial
interface provides two types of input/output timings with which the SO pin output and the SI pin input are
synchronized with the rising or falling edges of the SCLK pin input, respectively, and vice versa. The
Rx5C348A/B is configured to select either one of two different input/output timings depending on the level of the
SCLK pin in the low to high transition of the CE pin. Namely, when the SCLK pin is held low in the low to high
transition of the CE pin, the models will select the timing with which the SO pin output is synchronized with the
rising edge of the SCLK pin input, and the SI pin input is synchronized with the falling edge of the SCLK pin input,
as illustrated in the timing chart below.
CE
SCLK
t
DS
SI
t
DH
t
RD
t
CES
SO
Conversely, when the SCLK pin is held high in the low to high transition of the CE pin, the models will select the
timing with which the SO pin output is synchronized with the falling edge of the SCLK pin input, and the SI pin
input is synchronized with the rising edge of the SCLK pin input, as illustrated in the timing chart below.
CE
SCLK
t
DS
SI
t
DH
t
RD
t
CES
SO
(2) Data Transfer Formats
Data transfer is commenced in the low to high transition of the CE pin input and completed in its high to low
transition. Data transfer is conducted serially in multiple units of 1 byte (8 bits). The former 4 bits are used to
specify in the Address Pointer a head address with which data transfer is to be commenced from the host. The
latter 4 bits are used to select either reading data transfer or writing data transfer, and to set the Transfer Format
Register to specify an appropriate data transfer format. All data transfer formats are designed to transfer the
most significant bit (MSB) first.
CE
SCLK
SI
A3
1
2
3
4
5
6
7
8
1
2
3
A2
A1
A0
C3
C2
C1
C0
D7
D6
D3
D2
D1
D0
Setting
the Address Pointer
Setting the Transfer
Format Register
D7
D6
Writing data transfer
D3
D2
D1
D0
SO
Reading data transfer
Two types of data transfer formats are available for reading data transfer and writing data transfer each.
12345
Rev.2.01
- 21 -

RV5C348B相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！