MC10E451, MC100E451
D
5
25
CLK
V
BB
CLK
V
EE
MR
NC
D
0
26
27
28
1
D
5
24
D
4
23
D
4
22
D
3
21
D
3
20
V
CCO
19
18
17
16
Q
5
Q
4
V
CC
Q
3
V
CCO
Q
2
Q
1
D
0
D
0
D
1
D
1
D
2
D
2
D
3
D
3
D
4
D
4
D
5
D
5
CLK
CLK
MR
V
BB
D
R
D
R
D
R
D
R
D
R
D
R
Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
MC10E451/MC100E451
15
14
13
12
2
3
4
5
D
0
6
D
1
7
D
1
8
D
2
9
10
11
D
2
V
CCO
Q
0
* All V
CC
and V
CCO
pins are tied together on the die.
Warning: All V
CC
, V
CCO
, and V
EE
pins must be externally con-
nected to Power Supply to guarantee proper operation.
Figure 2. Logic Diagram
Figure 1. 28鈭扡ean Pinout Assignment
(Top View)
Table 1. PIN DESCRIPTION
PIN
D
0
鈭?/div>
D
5
, D
0
鈭?/div>
D
5
CLK, CLK
MR
Q
0
鈭?/div>
Q
5
V
BB
V
CC
, V
CCO
V
EE
NC
FUNCTION
ECL Differential Data Input
ECL Differential Clock Input
ECL Master Reset Input
ECL Data Outputs
Reference Voltage Output
Positive Supply
Negative Supply
No Connect
http://onsemi.com
2
                         
                        
                        prev
                        
                        next