最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

LPC47M172_07 Datasheet

  • LPC47M172_07

  • SMSC Corporation [Advanced I/O Controller with Motherboard ...

  • SMSC   SMSC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
Information indicating that a prioritized interrupt is pending and the source of that interrupt is stored in the
Interrupt Identification Register (refer to Interrupt Control Table). When the CPU accesses the IIR, the
Serial Port freezes all interrupts and indicates the highest priority pending interrupt to the CPU. During this
CPU access, even if the Serial Port records new interrupts, the current indication does not change until
access is completed. The contents of the IIR are described below.
Bit 0
This bit can be used in either a hardwired prioritized or polled environment to indicate whether an interrupt
is pending. When bit 0 is a logic 鈥?鈥? an interrupt is pending and the contents of the IIR may be used as a
pointer to the appropriate internal service routine. When bit 0 is a logic 鈥?鈥? no interrupt is pending.
Bits 1 and 2
These two bits of the IIR are used to identify the highest priority interrupt pending as indicated by the
Interrupt Control Table.
Bit 3
In non-FIFO mode, this bit is a logic 鈥?鈥? In FIFO mode this bit is set along with bit 2 when a timeout
interrupt is pending.
Bits 4 and 5
These bits of the IIR are always logic 鈥?鈥?
Bits 6 and 7
These two bits are set when the FIFO CONTROL Register bit 0 equals 1.
Bit 7
0
0
1
1
RCVR FIFO
Bit 6 Trigger Level (BYTES)
0
1
1
4
0
8
1
14
Table 6.29 - Interrupt Control Table
FIFO
MODE
ONLY
INTERRUPT
IDENTIFICATION
REGISTER
PRIORIT
Y LEVEL
-
Highest
BIT 3
0
0
BIT 2
0
1
BIT 1
0
1
BIT 0
1
0
0
1
0
0
Second
INTERRUPT SET AND RESET FUNCTIONS
INTERRUPT
INTERRUPT
INTERRUPT
RESET
TYPE
SOURCE
CONTROL
None
None
-
Overrun Error,
Receiver Line
Parity Error,
Reading the Line
Status
Framing Error or
Status Register
Break Interrupt
Read Receiver
Received Data
Receiver Data
Buffer or the FIFO
Available
Available
drops below the
trigger level.
SMSC/Non-SMSC Register Sets (Rev.
01-11-07)
Page 77
SMSC LPC47M172
DATASHEET

LPC47M172_07 PDF文件相關(guān)型號(hào)

LPC47M172-NW

LPC47M172_07相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！