LPC47M172_07 Datasheet

IC型號：
LPC47M172_07
PDF描述：
SMSC Corporation [Advanced I/O Controller with Motherboard ...
文件大?。?/label>
1113.49KB
芯片廠家：
SMSC

閱覽下載糾錯 0

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226

Advanced I/O Controller with Motherboard GLUE Logic

Datasheet

Bit 3

This bit enables the MODEM Status Interrupt when set to logic 鈥?鈥? This is caused when one of the

Modem Status Register bits changes state.

Bits 4 through 7

These bits are always logic 鈥?鈥?

6.28.5 FIFO Control Register (FCR)

Address Offset = 2H, DLAB = X, WRITE

This is a write only register at the same location as the IIR. This register is used to enable and clear the

FIFOs, set the RCVR FIFO trigger level. Note: DMA is not supported. The UART is shadowed in the

UART1 FIFO Control Shadow Register (Power Control/Runtime Register at offset 0x1A).

Bit 0

Setting this bit to a logic 鈥?鈥?enables both the XMIT and RCVR FIFOs. Clearing this bit to a logic 鈥?鈥?/div>

disables both the XMIT and RCVR FIFOs and clears all bytes from both FIFOs. When changing from FIFO

Mode to non-FIFO (16450) mode, data is automatically cleared from the FIFOs. This bit must be a 1 when

other bits in this register are written to or they will not be properly programmed.

Bit 1

Setting this bit to a logic 鈥?鈥?clears all bytes in the RCVR FIFO and resets its counter logic to 0. The shift

Bit 2

Setting this bit to a logic 鈥?鈥?clears all bytes in the XMIT FIFO and resets its counter logic to 0. The shift

Bit 3

Writing to this bit has no effect on the operation of the UART. The RXRDY and TXRDY pins are not

available on this chip.

Bit 4,5

Reserved

Bit 6,7

These bits are used to set the trigger level for the RCVR FIFO interrupt.

6.28.6 Interrupt Identification Register (IIR)

Address Offset = 2H, DLAB = X, READ

By accessing this register, the host CPU can determine the highest priority interrupt and its source. Four

levels of priority interrupt exist. They are in descending order of priority:

Receiver Line Status (highest priority)

Received Data Ready

Transmitter Holding Register Empty

MODEM Status (lowest priority)

Page 76

SMSC LPC47M172

SMSC/Non-SMSC Register Sets (Rev.

01-11-07)

DATASHEET

prev next

LPC47M172_07 PDF文件相關(guān)型號

LPC47M172-NW

LPC47M172_07相關(guān)型號PDF文件下載

型號

版本

描述

廠商

下載
LPC47B27X

英文版

100 PIN ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE

LPC47B27X
LPC47B27X

英文版

100 PIN ENHANCED SUPER I/O CONTROLLER WITH LPC INTERF...

SMSC [SMSC...

LPC47B27X
LPC47B34X

英文版

128 Pin Enhanced Super I/O with LPC Interface for Consumer A...

LPC47B34X
LPC47B34X

英文版

128 Pin Enhanced Super I/O with LPC Interface for Con...

SMSC [SMSC...

LPC47B34X
LPC47B37X

英文版

100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller...

LPC47B37X
LPC47B37X

英文版

100 Pin Enhanced Super I/O for LPC Bus with SMBus Con...

SMSC [SMSC...

LPC47B37X
LPC47M10X

英文版

Microcontroller

ETC

LPC47M10X
LPC47M10X

英文版

SMSC Corporation [100 Pin Enhanced Super I/O Controller wit...

LPC47M10X
LPC47M112

英文版

ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE

LPC47M112
LPC47M112

英文版

ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE

SMSC [SMSC...

LPC47M112
LPC47M13x

英文版

LPC47M13x_SMSC Corporation.pdf

SMSC Corporatio...

LPC47M13x
LPC47M14X

英文版

128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE ...

LPC47M14X
LPC47M14X

英文版

128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INT...

SMSC [SMSC...

LPC47M14X
LPC47M172

英文版

ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC

LPC47M172
LPC47M172

英文版

ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC

SMSC [SMSC...

LPC47M172
LPC47M182

英文版

ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC

LPC47M182
LPC47M182

英文版

ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC

SMSC [SMSC...

LPC47M182
LPC47M192

英文版

LPC SUPER I/O WITH HARDWARE MONITORING BLOCK

LPC47M192
LPC47M192

英文版

LPC SUPER I/O WITH HARDWARE MONITORING BLOCK

SMSC [SMSC...

LPC47M192
LPC47N207

英文版

SMSC Corporation [LPC Super I/O IrDA Hot Docking Chip with ...

LPC47N207

最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

LPC47M172_07 Datasheet

PDF預(yù)覽

LPC47M172_07 PDF文件相關(guān)型號

LPC47M172_07相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

LPC47M172_07 Datasheet

PDF預(yù)覽

LPC47M172_07 PDF文件相關(guān)型號

LPC47M172_07相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

建議反饋

PDF糾錯X