PDF預覽

• 1
• 2
• 3
• 4
• 5
• 6
• 7
• 8
• 9
• 10
• 11
• 12
• 13
• 14
• 15
• 16
• 17
• 18
• 19
• 20
• 21
• 22
• 23
• 24
• 25
• 26
• 27
• 28
• 29
• 30
• 31
• 32
• 33
• 34
• 35
• 36
• 37
• 38
• 39
• 40
• 41
• 42
• 43
• 44
• 45
• 46
• 47
• 48
• 49
• 50
• 51
• 52
• 53
• 54
• 55
• 56
• 57
• 58
• 59
• 60
• 61
• 62
• 63
• 64
• 65
• 66
• 67
• 68
• 69
• 70
• 71
• 72
• 73
• 74
• 75
• 76
• 77
• 78
• 79
• 80
• 81
• 82
• 83
• 84
• 85
• 86
• 87
• 88
• 89
• 90
• 91
• 92
• 93
• 94
• 95
• 96
• 97
• 98
• 99
• 100
• 101
• 102
• 103
• 104
• 105
• 106
• 107
• 108
• 109
• 110
• 111
• 112
• 113
• 114
• 115
• 116
• 117
• 118
• 119
• 120
• 121
• 122
• 123
• 124
• 125
• 126
• 127
• 128
• 129
• 130
• 131
• 132
• 133
• 134
• 135
• 136
• 137
• 138
• 139
• 140
• 141
• 142
• 143
• 144
• 145
• 146
• 147
• 148
• 149
• 150
• 151
• 152
• 153
• 154
• 155
• 156
• 157
• 158
• 159
• 160
• 161
• 162
• 163
• 164
• 165
• 166
• 167
• 168
• 169
• 170
• 171
• 172
• 173
• 174
• 175
• 176
• 177
• 178
• 179
• 180
• 181
• 182
• 183
• 184
• 185
• 186
• 187
• 188
• 189
• 190
• 191
• 192
• 193
• 194
• 195
• 196
• 197
• 198
• 199
• 200
• 201
• 202
• 203
• 204
• 205
• 206
• 207
• 208
• 209
• 210
• 211
• 212
• 213
• 214
• 215
• 216
• 217
• 218
• 219
• 220
• 221
• 222
• 223
• 224
• 225
• 226

Advanced I/O Controller with Motherboard GLUE Logic

Datasheet

6.20

Sense Drive Status

Sense Drive Status obtains drive status information. It has not execution phase and goes directly to the

result phase from the command phase. Status Register 3 contains the drive status information.

6.21

Specify

The Specify command sets the initial values for each of the three internal times. The HUT (Head Unload

Time) defines the time from the end of the execution phase of one of the read/write commands to the head

unload state. The SRT (Step Rate Time) defines the time interval between adjacent step pulses. Note that

the spacing between the first and second step pulses may be shorter than the remaining step pulses. The

HLT (Head Load Time) defines the time between when the Head Load signal goes high and the read/write

operation starts. The values change with the data rate speed selection and are documented in Table 6.26.

The values are the same for MFM and FM.

DMA operation is selected by the ND bit. When ND is 鈥?鈥? the DMA mode is selected. This part does not

support non-DMA mode. In DMA mode, data transfers are signaled by the DMA request cycles.

6.22

Configure

The Configure command is issued to select the special features of the FDC. A Configure command need

not be issued if the default values of the FDC meet the system requirements.

Table 6.26 - Drive Control Delays (ms)

HUT

500K 300K

426

256

26.7

16

..

..

373

224

400

240

SRT

500K 300K

26.7

16

25

15

..

..

3.33

2

1.67

1

0

1

..

E

F

2M

64

4

..

56

60

1M

128

8

..

112

120

250K

512

32

..

448

480

2M

4

3.75

..

0.5

0.25

HLT

1M

8

7.5

..

1

0.5

250K

32

30

..

4

2

00

01

02

..

7F

7F

2M

64

0.5

1

..

63

63.5

1M

128

1

2

..

126

127

500K

256

2

4

..

252

254

300K

426

3.3

6.7

..

420

423

250K

512

4

8

.

504

508

6.22.1 Configure Default Values

EIS

- No Implied Seeks

EFIFO

- FIFO Disabled

POLL

- Polling Enabled

FIFOTHR

- FIFO Threshold Set to 1 Byte

SMSC/Non-SMSC Register Sets (Rev.

01-11-07)

Page 70

SMSC LPC47M172

DATASHEET

prev next

LPC47M172_07 PDF文件相關型號

LPC47M172_07相關型號PDF文件下載

• 型號
  版本
  描述
  廠商
  下載
• LPC47B27X
  英文版
  100 PIN ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
  
  LPC47B27X
• LPC47B27X
  英文版
  100 PIN ENHANCED SUPER I/O CONTROLLER WITH LPC INTERF...
  SMSC [SMSC...
  LPC47B27X
• LPC47B34X
  英文版
  128 Pin Enhanced Super I/O with LPC Interface for Consumer A...
  
  LPC47B34X
• LPC47B34X
  英文版
  128 Pin Enhanced Super I/O with LPC Interface for Con...
  SMSC [SMSC...
  LPC47B34X
• LPC47B37X
  英文版
  100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller...
  
  LPC47B37X
• LPC47B37X
  英文版
  100 Pin Enhanced Super I/O for LPC Bus with SMBus Con...
  SMSC [SMSC...
  LPC47B37X
• LPC47M10X
  英文版
  Microcontroller
  ETC
  LPC47M10X
• LPC47M10X
  英文版
  SMSC Corporation [100 Pin Enhanced Super I/O Controller wit...
  
  LPC47M10X
• LPC47M112
  英文版
  ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
  
  LPC47M112
• LPC47M112
  英文版
  ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
  SMSC [SMSC...
  LPC47M112
• LPC47M13x
  英文版
  LPC47M13x_SMSC Corporation.pdf
  SMSC Corporatio...
  LPC47M13x
• LPC47M14X
  英文版
  128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE ...
  
  LPC47M14X
• LPC47M14X
  英文版
  128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INT...
  SMSC [SMSC...
  LPC47M14X
• LPC47M172
  英文版
  ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
  
  LPC47M172
• LPC47M172
  英文版
  ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
  SMSC [SMSC...
  LPC47M172
• LPC47M182
  英文版
  ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
  
  LPC47M182
• LPC47M182
  英文版
  ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
  SMSC [SMSC...
  LPC47M182
• LPC47M192
  英文版
  LPC SUPER I/O WITH HARDWARE MONITORING BLOCK
  
  LPC47M192
• LPC47M192
  英文版
  LPC SUPER I/O WITH HARDWARE MONITORING BLOCK
  SMSC [SMSC...
  LPC47M192
• LPC47N207
  英文版
  SMSC Corporation [LPC Super I/O IrDA Hot Docking Chip with ...
  
  LPC47N207

您可能感興趣的PDF文件資料

• LPC4330FET256,551
• LPC4330FET180,551
• LPC43S20FBD144E
• LPC4320FET100,551
• LPC4320FBD144,551
• LPC47B34X
• LPC47M107S-MS
• LPC47M13x
• LPC47M142-NC
• LPC47M172-NR
• LPC47M192-NC
• LPC47N267-MN

熱門IC型號推薦

• L9826
• LMSZ5226BT1G
• LM2585T-ADJ
• LM1205N
• LM3354MM-4.1
• LSM330DLCTR
• LTC3401EMS#TRPBF
• LM2940CSX-15
• LP2981IM5X-3.3
• LM285D-1.2
• LD1117S50TR
• LM431ACM