最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

LPC47M172_07 Datasheet

  • LPC47M172_07

  • SMSC Corporation [Advanced I/O Controller with Motherboard ...

  • 1113.49KB

  • SMSC   SMSC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
PIN#
26
NAME
(NOTE 1)
nRTS1
DESCRIPTION
27
28
TXD1
nCTS1
30
nDTR1
(XOR)
32
nRI1
118
119
120
nRI2
RXD2
TXD2
Active low Request to Send output for the
Serial Port. Handshake output signal
notifies modem that the UART is ready to
transmit data. This signal can be
programmed by writing to bit 1 of the
Modem Control Register (MCR). The
hardware reset will reset the nRTS signal
to inactive mode (high). nRTS is forced
inactive during loop mode operation.
Transmit serial data output.
O12
I
Active low Clear to Send input for the
serial port. Handshake signal that notifies
the UART that the modem is ready to
receive data. The CPU can monitor the
status of nCTS signal by reading bit 4 of
Modem Status Register (MSR). A nCTS
signal state change from low to high after
the last MSR read will set MSR bit 0 to a
1. If bit 3 of the Interrupt Enable Register
is set, the interrupt is generated when
nCTS changes state. The nCTS signal
has no effect on the transmitter.
Note: Bit 4 of MSR is the complement of
nCTS.
O8
Active low Data Terminal Ready output
for the serial port. Handshake output
signal notifies modem that the UART is
ready to establish data communication
link. This signal can be programmed by
writing to bit 0 of Modem Control Register
(MCR). The hardware reset will reset the
nDTR signal to inactive mode (high).
nDTR is forced inactive during loop mode
operation.
XOR Chain Output.
I
Active low Ring Indicator input for the
serial port. Handshake signal that notifies
the UART that the telephone ring signal is
detected by the modem. The CPU can
monitor the status of nRI signal by
reading bit 6 of Modem Status Register
(MSR). A nRI signal state change from
low to high after the last MSR read will set
MSR bit 2 to a 1. If bit 3 of Interrupt
Enable Register is set, the interrupt is
generated when nRI changes state.
Note: Bit 6 of MSR is the complement of
nRI.
SERIAL PORT 2 INTERFACE (8)
IPD
Active low Ring Indicator input for serial
port 2. See description for nRI1.
Receiver serial data input.
ISPD_400
Transmit serial data output.
O12
BUFFER
NAME
(NOTE 2)
O8
PWR
WELL
(NOTE 3)
VCC
NOTES
VCC
VCC
VCC
VTR
6
VTR
VCC
VCC
6, 10
SMSC/Non-SMSC Register Sets (Rev.
01-11-07)
Page 17
SMSC LPC47M172
DATASHEET

LPC47M172_07 PDF文件相關(guān)型號(hào)

LPC47M172-NW

LPC47M172_07相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！