最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CAT1021LI-25T3 Datasheet

  • CAT1021LI-25T3

  • Catalyst Semiconductor [Supervisory Circuits with I2C Seria...

  • 277.43KB

  • CATALYST

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CAT1021, CAT1022, CAT1023
Immediate/Current Address Read
The CAT1021/22/23 address counter contains the
address of the last byte accessed, incremented by
one. In other words, if the last READ or WRITE
access was to address N, the READ immediately
following would access data from address N + 1. For
N = E = 255, the counter will wrap around to zero
and continue to clock out valid data. After the
CAT1021/22/23 receives its slave address infor-
爐爐
mation (with the R/W bit set to one), it issues an
acknowledge, then transmits the 8-bit byte
requested. The master device does not send an
acknowledge, but will generate a STOP condition.
Selective/Random Read
Selective/Random READ operations allow the
Master device to select at random any memory
location for a READ operation. The Master device
first performs a 鈥榙ummy鈥?write operation by sending
the START condition, slave address and byte
addresses of the location it wishes to read. After the
CAT1021/22/23 acknowledges, the Master device
sends the START condition and the slave address
爐爐
again, this time with the R/W bit set to one. The
CAT1021/22/23 then responds with its acknowledge
and sends the 8-bit byte requested. The master
device does not send an acknowledge but will
generate a STOP condition.
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective READ
operations. After the CAT1021/22/23 sends the inital 8-
bit byte requested, the Master will responds with an
acknowledge which tells the device it requires more
data. The CAT1021/22/23 will continue to output an 8-
bit byte for each acknowledge, thus sending the STOP
condition.
The data being transmitted from the CAT1021/22/23 is
sent sequentially with the data from address N followed
by data from address N + 1. The READ operation
address counter increments all of the CAT1021/22/23
address bits so that the entire memory array can be
read during one operation.
Figure 11. Selective Read Timing
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
S
A
C
K
A
C
K
SLAVE
ADDRESS
BYTE
ADDRESS (n)
S
T
A
R
T
S
A
C
K
DATA n
N
O
A
C
K
SLAVE
ADDRESS
S
T
O
P
P
Figure 12. Sequential Read Timing
S
T
O
P
P
A
C
K
A
C
K
A
C
K
A
C
K
N
O
A
C
K
Doc. No. 3009 Rev. L
BUS ACTIVITY:
MASTER
SDA LINE
SLAVE
ADDRESS
DATA n
DATA n+1
DATA n+2
DATA n+x
漏 2007 Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
13

CAT1021LI-25T3 PDF文件相關(guān)型號

CAT1021LI-30-GT3,CAT1021WI-28T3,CAT1021WI-30T3,CAT1021WI-42T2,CAT1021WI-45-GT3,CAT1021WI-45T2,CAT1021YI-28T3,CAT1021YI-30T3,CAT1021YI-42-GT2,CAT1021YI-42T3,CAT1021YI-45T3,CAT1021ZD4I-25T3,CAT1021ZD4I-28-GT2,CAT1021ZD4I-30-GT2,CAT1021ZD4I-42-GT2,CAT1021ZD4I-42T3,CAT1021ZI-25-GT2,CAT1021ZI-25T3,CAT1021ZI-28-GT2,CAT1021ZI-30T3,CAT1021ZI-42-GT2,CAT1021ZI-42T3,CAT1021ZI-45-GT2,CAT1021ZI-45T3,CAT1022LI-25T3,CAT1022LI-28T3,CAT1022WI-25T3,CAT1022YI-42T2,CAT1022YI-45T3,CAT1022ZD4I-28T2,CAT1022ZD4I-30T3,CAT1022ZD4I-42T3,CAT1022ZI-25T3,CAT1023ZD4I-30-GT2,CAT1023ZD4I-30T3,CAT1023ZD4I-45T3,CAT1023ZI-25T3,CAT1023ZI-30-GT2,CAT1023ZI-30T3,CAT1023ZI-42T2,CAT1023ZI-45-GT2

CAT1021LI-25T3相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！