PDF預(yù)覽

• 1
• 2
• 3
• 4
• 5
• 6
• 7
• 8
• 9
• 10
• 11
• 12
• 13
• 14
• 15
• 16

DS90CF384A/DS90CF364A +3.3V LVDS Receiver 24-Bit-Color Flat Panel Display (FPD)

Link鈥?5 MHz , +3.3V LVDS Receiver 18-Bit-Color Flat Panel Display (FPD) Link鈥?5 MHz

February 2006

DS90CF384A/DS90CF364A

+3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD)

Link鈥?5 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel

Display (FPD) Link鈥?5 MHz

General Description

The DS90CF384A receiver converts the four LVDS data

streams (Up to 1.8 Gbps throughput or 227 Megabytes/sec

bandwidth) back into parallel 28 bits of CMOS/TTL data (24

bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL). Also

available is the DS90CF364A that converts the three LVDS

data streams (Up to 1.3 Gbps throughput or 170 Megabytes/

sec bandwidth) back into parallel 21 bits of CMOS/TTL data

(18 bits of RGB and 3 bits of Hsync, Vsync and DE). Both

Receivers鈥?outputs are Falling edge strobe. A Rising edge or

Falling edge strobe transmitter (DS90C383A/DS90C363A)

will interoperate with a Falling edge strobe Receiver without

any translation logic.

The DS90CF384A / DS90CF364A devices are enhanced

over prior generation receivers and provided a wider data

valid time on the receiver output.

The DS90CF384A is also offered in a 64 ball, 0.8mm fine

pitch ball grid array (FBGA) package which provides a 44 %

reduction in PCB footprint compared to the 56L TSSOP

package.

This chipset is an ideal means to solve EMI and cable size

problems associated with wide, high speed TTL interfaces.

Features

n

n

n

n

n

n

n

n

n

n

n

20 to 65 MHz shift clock support

50% duty cycle on receiver output clock

Best鈥搃n鈥揅lass Set & Hold Times on RxOUTPUTs

Rx power consumption

<

142 mW (typ)

@

65MHz

Grayscale

Rx Power-down mode

<

200碌W (max)

ESD rating

>

7 kV (HBM),

>

700V (EIAJ)

Supports VGA, SVGA, XGA and Dual Pixel SXGA.

PLL requires no external components

Compatible with TIA/EIA-644 LVDS standard

Low profile 56-lead or 48-lead TSSOP package

DS90CF384A is also available in a 64 ball, 0.8mm fine

pitch ball grid array (FBGA) package

Block Diagrams

DS90CF384A

DS90CF364A

10087027

10087028

Order Number DS90CF384AMTD or DS90CF384ASLC

See NS Package Number MTD56 or SLC64A

Order Number DS90CF364AMTD

See NS Package Number MTD48

TRI-STATE

廬

is a registered trademark of National Semiconductor Corporation.

漏 2006 National Semiconductor Corporation

DS100870

www.national.com

next

SLC64A相關(guān)型號(hào)PDF文件下載

• 型號(hào)
  版本
  描述
  廠商
  下載
• SLC64A
  英文版
  National Semiconductor [+3.3V LVDS Receiver 24-Bit Flat Pan...
  NSC
  SLC64A
• SLC6056
  英文版
  Optoelectronic
  ETC
  SLC6056

您可能感興趣的PDF文件資料

• SLC64A
• SLC6056

熱門IC型號(hào)推薦

• SI7860ADP-T1-E3
• SN74LVC245APW
• SP232AET
• Si4410DY-T1-A-E3
• SSM6N7002FU
• SN74AHC2G74HDCTR
• S-1170B18UC-OTDTFG
• SN74LV00ADR
• SC8800S4-349G
• SN74LV32APWRG4
• SMAJ58A-E3/61
• SRC4190IDBR