最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

MC100ES6226D Datasheet

  • MC100ES6226D

  • Motorola, Inc [2.5/3.3V Differential LVPECL 1:9 Clock Distr...

  • 291.39KB

  • MOTOROLA   MOTOROLA

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Freescale Semiconductor, Inc.
Order Number: MC100ES6226/D
Rev 1, 12/2001
2.5/3.3V Differential LVPECL
1:9 Clock Distribution Buffer
and Clock Divider
The Motorola MC100ES6226 is a bipolar monolithic differential clock
distribution buffer and clock divider. Designed for most demanding clock
distribution systems, the MC100ES6226 supports various applications
that require a large number of outputs to drive precisely aligned clock
signals. Using SiGe technology and a fully differential architecture, the
device offers superior digitial signal characteristics and very low clock
skew error. Target applications for this clock driver are high performance
c loc k dis tr ibution sy s tems for compu ting, netw ork i ng and
telecommunication systems.
Features:
鈥?/div>
Fully differential architecture from input to all outputs
MC100ES6226
2.5V/3.3V DIFFERENTIAL
LVPECL 1:9 CLOCK
DISTRIBUTION BUFFER AND
CLOCK DIVIDER
Freescale Semiconductor, Inc...
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
SiGe technology supports near-zero output skew
Selectable 1:1 or 1:2 frequency outputs
LVPECL compatible differential clock inputs and outputs
LVCMOS compatible control inputs
Single 3.3V or 2.5V supply
Max. 35 ps maximum output skew (within output bank)
Max. 50 ps maximum device skew
Supports DC operation and up to 3 GHz (typ.) clock signals
FA SUFFIX
32鈥揕EAD LQFP PACKAGE
CASE 873A
Synchronous output enable eliminating output runt pulse generation
and metastability
鈥?/div>
Standard 32 lead LQFP package
鈥?/div>
Industrial temperature range
Functional Description
MC100ES6226 is designed for very skew critical differential clock distribution systems and supports clock frequencies from
DC up to 3.0 GHz. Typical applications for the MC100ES6226 are primary clock distribution systems on backplanes of
high-performance computer, networking and telecommunication systems, as well as on-board clocking of OC-3, OC-12 and
OC-48 speed communication systems.
The MC100ES6226 can be operated from a 3.3V or 2.5V positive supply without the requirement of a negative supply line.
Each of the output banks of three differential clock output pairs may be independently configured to distribute the input frequency
or half of the input frequency. The FSEL0 and FSEL1 clock frequency selects are asychronous control inputs. Any changes of the
control inputs require a MR pulse for resynchronization of the
梅2
outputs.
漏
Motorola, Inc. 2001
For More Information On This Product,
1
Go to: www.freescale.com

MC100ES6226D PDF文件相關(guān)型號

MC100ES6226FA

MC100ES6226D相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！