最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

LMH1982SQ Datasheet

  • LMH1982SQ

  • National Semiconductor [Multi-Rate Video Clock Generator wi...

  • NSC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

LMH1982 Multi-Rate Video Clock Generator with Genlock
PRELIMINARY
April 9, 2008
LMH1982
Multi-Rate Video Clock Generator with Genlock
General Description
The LMH1982 is a multi-rate video clock generator ideal for
use in a wide range of 3-Gbps (3G), high-definition (HD), and
standard-definition (SD) video applications, such as video
synchronization, serial digital interface (SDI) serializer and
deserializer (SerDes), video conversion, video editing, and
other broadcast and professional video systems.
The LMH1982 can generate two simultaneous SD and HD
clocks and a Top of Frame (TOF) pulse. In genlock mode, the
device's phase locked loops (PLLs) can synchronize the out-
put signals to H sync and V sync input signals applied to either
of the reference ports. The input reference can have analog
timing from National's LMH1981 multi-format video sync sep-
arator or digital timing from an SDI deserializer and should
conform to the major SD and HD standards. When a loss of
reference occurs, the device can default to free run operation
where the output timing accuracy will be determined by the
external bias on the free run control voltage input.
The LMH1982 can replace discrete PLLs and field-pro-
grammable gate array (FPGA) PLLs with multiple voltage
controlled crystal oscillators (VCXOs). Only one 27.0000 MHz
VCXO and loop filter are externally required for genlock
mode. The external loop filter as well as programmable PLL
parameters can provide narrow loop bandwidths to minimize
jitter transfer. HD clock output jitter as low as 40 ps peak-to-
peak can help designers using FPGA serializers meet strin-
gent SDI output jitter specifications.
The LMH1982 is offered in a space-saving 5 mm x 5 mm 32-
pin LLP package and provides low total power dissipation of
250 mW (typical).
Features
鈻?/div>
Two simultaneous LVDS output clocks with selectable
frequencies and Hi-Z capability:
鈥?/div>
SD clock: 27 MHz or 67.5 MHz
鈥?/div>
HD clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or
148.5/1.001 MHz
Low-jitter output clocks may be directly connected to an
FPGA serializer to meet SMPTE SDI jitter specifications
Top of Frame (TOF) pulse with programmable output
format timing and Hi-Z capability
Two reference ports (A and B) with H and V sync inputs
Supports cross-locking of input and output timing
External loop filter allows control of loop bandwidth, jitter
transfer, and lock time characteristics
Free run or Holdover operation on loss of reference
User-defined free run control voltage input
I
2
C interface and control registers
3.3V and 2.5V supplies
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
Applications
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
Video genlock and synchronization
Triple rate 3G/HD/SD-SDI SerDes
Video capture, conversion, editing and distribution
Video displays and projectors
Broadcast and professional video equipment
Typical System Block Diagram
30052410
漏 2008 National Semiconductor Corporation
300524
www.national.com

LMH1982SQ相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！