最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ISL6532ACR Datasheet

  • ISL6532ACR

  • ACPI Regulator/Controller for Dual Channel DDR Memory System...

  • 16頁(yè)

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

ISL6532A
Data Sheet
August 2004
FN9099.3
ACPI Regulator/Controller for
Dual Channel DDR Memory Systems
The ISL6532A provides a complete ACPI compliant power
solution for up to 4 DIMM dual channel DDR/DDR2 Memory
systems. Included are both a synchronous buck controller
and integrated LDO to supply V
DDQ
with high current during
S0/S1 states and standby current during S3 state. During
S0/S1 state, a fully integrated sink-source regulator
generates an accurate (V
DDQ
/2) high current V
TT
voltage
without the need for a negative supply. A buffered version of
the V
DDQ
/2 reference is provided as V
REF
. An LDO
controller is also integrated for AGP core voltage regulation.
The switching PWM controller drives two N-Channel
MOSFETs in a synchronous-rectified buck converter
topology. The synchronous buck converter uses voltage-
mode control with fast transient response. Both the switching
regulator and standby LDO provide a maximum static
regulation tolerance of
2% over line, load, and temperature
ranges. The output is user-adjustable by means of external
resistors down to 0.8V.
Switching memory core output between the PWM regulator
and the standby LDO during state transitions is
accomplished smoothly via the internal ACPI control
circuitry. The NCH signal provides synchronized switching of
a backfeed blocking switch during the transitions eliminating
the need to route 5V Dual to the memory supply.
An integrated soft-start feature brings all outputs into
regulation in a controlled manner when returning to S0/S1
state from any sleep state. During S0 the PGOOD signal
indicates V
TT
is within spec and operational.
Each output is monitored for under and over-voltage events.
The switching regulator has over current protection. Thermal
shutdown is integrated.
Features
鈥?Generates 3 Regulated Voltages
- Synchronous Buck PWM Controller with Standby LDO
- 3A Integrated Sink/Source Linear Regulator with
Accurate VDDQ/2 Divider Reference.
- Glitch-free Transitions During State Changes
- LDO Regulator for 1.5V Video and Core voltage
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
ACPI compliant sleep state control
Integrated V
REF
Buffer
PWM Controller Drives Low Cost N-Channel MOSFETs
250kHz Constant Frequency Operation
Tight Output Voltage Regulation
- All Outputs:
2% Over Temperature
鈥?5V or 3.3V Down Conversion
鈥?Fully-Adjustable Outputs with Wide Voltage Range: Down
to 0.8V supports DDR and DDR2 Specifications
鈥?Simple Single-Loop Voltage-Mode PWM Control Design
鈥?Fast PWM Converter Transient Response
鈥?Under and Over-voltage Monitoring on All Outputs
鈥?OCP on the Switching Regulator
鈥?Integrated Thermal Shutdown Protection
鈥?QFN Package Option
- QFN Compliant to JEDEC PUB95 MO-220 QFN - Quad
Flat No Leads - Product Outline
- QFN Near Chip Scale Package Footprint; Improves
PCB Efficiency, Thinner in Profile
鈥?Pb-free available
Applications
鈥?Single and Dual Channel DDR Memory Power Systems in
ACPI compliant PCs
鈥?Graphics cards - GPU and memory supplies
鈥?ASIC power supplies
鈥?Embedded processor and I/O supplies
鈥?DSP supplies
Pinout
ISL6532A (QFN)
TOP VIEW
UGATE
LGATE
GNDP
P12V
NCH
22
21
20
19
GND
29
18
17
16
15
8
VDDQ
9
VDDQ
10
VTTSNS
11
P5VSBY
12
OCSET
13
VREF_OUT
14
VREF_IN
PGOOD
PHASE
DRIVE2
FB2
GNDA
COMP
FB
S5#
24
S3#
23
28
GNDP
5VSBY
GNDQ
GNDQ
VTT
VTT
VDDQ
1
2
3
4
5
6
7
27
26
25
Ordering Information
PART NUMBER
ISL6532ACR
ISL6532ACRZ
(See Note)
TEMP. RANGE
(
o
C)
0 to 70
0 to 70
PACKAGE
28 Ld 6x6 QFN
28 Ld 6x6 QFN
(Pb-free)
PKG.
DWG. #
L28.6x6
L28.6x6
*Add 鈥?T鈥?suffix to part number for tape and reel packaging.
NOTE: Intersil Pb-free products employ special Pb-free material sets; molding
compounds/die attach materials and 100% matte tin plate termination finish, which
is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that meet or
exceed the Pb-free requirements of IPC/JEDEC J Std-020B.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright 漏 Intersil Americas Inc. 2002-2004. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

ISL6532ACR PDF文件相關(guān)型號(hào)

ISL6532B,ISL6532BCR,ISL6532BCRZ,ISL6535IRZ,ISL6536,ISL6536A,ISL6537A

ISL6532ACR 產(chǎn)品屬性

  • 50

  • 集成電路 (IC)

  • PMIC - 電源管理 - 專用

  • -

  • 存儲(chǔ)器,DDR/DDR2 穩(wěn)壓器

  • 5.25mA

  • -

  • 0°C ~ 70°C

  • 表面貼裝

  • 28-VQFN 裸露焊盤(pán)

  • 28-QFN(6x6)

  • 管件

ISL6532ACR相關(guān)型號(hào)PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn),您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見(jiàn)一經(jīng)采納,將有感恩紅包奉上哦!