最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

DM74S139N Datasheet

  • DM74S139N

  • Decoder/Demultiplexer

  • 59.15KB

  • FAIRCHILD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

DM74S138 鈥?DM74S139 Decoder/Demultiplexer
August 1986
Revised April 2000
DM74S138 鈥?DM74S139
Decoder/Demultiplexer
General Description
These Schottky-clamped circuits are designed to be used
in high-performance memory-decoding or data-routing
applications, requiring very short propagation delay times.
In high-performance memory systems these decoders can
be used to minimize the effects of system decoding. When
used with high-speed memories, the delay times of these
decoders are usually less than the typical access time of
the memory. This means that the effective system delay
introduced by the decoder is negligible.
The DM74S138 decodes one-of-eight lines, based upon
the conditions at the three binary select inputs and the
three enable inputs. Two active-LOW and one active-HIGH
enable inputs reduce the need for external gates or invert-
ers when expanding. A 24-line decoder can be imple-
mented with no external inverters, and a 32-line decoder
requires only one inverter. An enable input can be used as
a data input for demultiplexing applications.
The DM74S139 comprises two separate two-line-to-four-
line decoders in a single package. The active-LOW enable
input can be used as a data line in demultiplexing applica-
tions.
All of these decoders/demultiplexers feature fully buffered
inputs, presenting only one normalized load to its driving
circuit. All inputs are clamped with high-performance
Schottky diodes to suppress line-ringing and simplify sys-
tem design.
Features
s
Designed specifically for high speed:
Memory decoders
Data transmission systems
s
DM74S138 3-to-8-line decoders incorporates 3 enable
inputs to simplify cascading and/or data reception
s
DM74S139 contains two fully independent 2-to-4-line
decoders/demultiplexers
s
Schottky clamped for high performance
s
Typical propagation delay time (3 levels of logic)
DM74S138 8 ns
DM74S139 7.5 ns
s
Typical power dissipation
DM74S138 245 mW
DM74S139 300 mW
Ordering Code:
Order Number
DM74S138N
DM74S139N
Package Number
N16E
N16E
Package Description
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
漏 2000 Fairchild Semiconductor Corporation
DS006466
www.fairchildsemi.com

DM74S139N 產(chǎn)品屬性

  • Fairchild Semiconductor

  • Decoder / Demultiplexer

  • 74S

  • 2 / 4

  • 5.25 V

  • 4.75 V

  • + 70 C

  • Through Hole

  • PDIP-16

  • Rail

  • 0 C

  • 2

  • 4

DM74S139N相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術客服:

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號,
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!