鈥?/div>
Low-voltage operation
V
DD
range from 2.5V to 3.3V
1:10 fanout
Over voltage tolerant input hot swappable
Drives either a 50-Ohm or 75-Ohm transmission line
Low-input capacitance
250 ps typical output-to-output skew
19 ps typical DJ jitter
Typical propagation delay < 3.5 ns
High-speed operation > 500 MHz
Industrial versions available
Available packages include: SOIC, SSOP
Description
The Cypress series of network circuits are produced using
advanced 0.35-micron CMOS technology, achieving the
industry鈥檚 fastest logic and buffers.
The Cypress CY2CC810 fanout buffer features one input and
ten outputs. Designed for data communications clock
management applications, the large fanout from a single input
reduces loading on the input clock.
AVCMOS-type outputs dynamically adjust for variable
impedance matching and reduce noise overall.
.
Block Diagram
Q1
Q2
Pin Configuration
IN
GND
Q1
VDD
Q2
GND
Q3
VDD
Q4
GND
CY2CC810
VD D
Q3
Q4
Q5
Q6
Q7
IN
INPUT
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VDD
Q10
Q9
GND
Q8
VDD
Q7
GND
Q6
Q5
GND
Q8
Q9
Q 10
OUTPUT
(AVCMOS)
20 pin SOIC/SSOP
Pin Description
Pin Number
1
2, 6, 10, 13, 17
4, 8, 15, 20
3, 5, 7, 9, 11, 12, 14, 16, 18, 19
Pin Name
IN
GND
Input
Ground
Power Supply
Output
Description
LVCMOS
Power
Power
AVCMOS
V
DD
Q1... Q10
Cypress Semiconductor Corporation
Document #: 38-07056 Rev. *E
鈥?/div>
198 Champion Court
鈥?/div>
San Jose
,
CA 95134-1709
鈥?/div>
408-943-2600
Revised September 5, 2006
next