最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CD4060BMS Datasheet

  • CD4060BMS

  • CMOS 14 Stage Ripple-Carry Binary Counter/Divider and Oscill...

  • Intersil   Intersil

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CD4060BMS
December 1992
CMOS 14 Stage Ripple-Carry
Binary Counter/Divider and Oscillator
Pinout
Q12 1
Q13 2
16 VDD
15 Q10
14 Q8
13 Q9
12 RESET
11 酶I
10 酶
0
9 酶
0
Features
鈥?High Voltage Type (20V Rating)
鈥?Common Reset
鈥?12MHz Clock Rate at 15V
鈥?Fully Static Operation
鈥?Buffered Inputs and Outputs
鈥?Schmitt Trigger Input Pulse Line
鈥?Standardized, Symmetrical Output Characteristics
鈥?100% Tested for Quiescent Current at 20V
鈥?5V, 10V and 15V Parametric Ratings
鈥?Meets All Requirements of JEDEC Tentative Standard
No. 13B, 鈥淪tandard Speci鏗乧ations for Description of
鈥楤鈥?Series CMOS Devices鈥?/div>
Q14 3
Q6 4
Q5 5
Q7 6
Q4 7
VSS 8
Functional Diagram
Q4
Q5
Q6
R 12
14 STAGE
RIPPLE
COUNTER
AND
OSCILLATOR
酶I 11
Q7
Q8
Q9
Q10
Q12
Oscillator Features
鈥?All Active Components on Chip
鈥?RC or Crystal Oscillator Con鏗乬uration
鈥?RC Oscillator Frequency of 690kHz Min. at 15V
7
5
4
6
14
13
15
1
2
3
Applications
鈥?Control counters
鈥?Timers
鈥?Frequency Dividers
鈥?Time Delay Circuits
VSS = 8
VDD = 16
Q13
Q14
Description
CD4060BMS consists of an oscillator section and 14 ripple
carry binary counter stages. The oscillator con鏗乬uration allows
design of either RC or crystal oscillator circuits. A RESET input
is provided which resets the counter to the all O鈥檚 state and dis-
ables the oscillator. A high level on the RESET line accom-
plishes the reset function. All counter stages are master slave
鏗俰p-鏗俹ps. The state of the counter is advanced one step in
binary order on the negative transition of 酶I (and 酶
0
). All inputs
and outputs are fully buffered. Schmitt trigger action on the
input pulse line permits unlimited input pulse rise and fall times.
The CD4060BMS is supplied in these 16 lead outline pack-
ages:
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
H4W
H1F
H6W
酶
0
9
酶
0
10
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright 漏 Intersil Corporation 1999
File Number
3317
7-949

CD4060BMS相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Quad 2-Input NOR(NAND) Buffered B Series Gate
    NSC
  • 英文版
    CMOS NOR Gate
    INTERSIL
  • 英文版
    CMOS NOR Gates
    TI
  • 英文版
  • 英文版
    CMOS NOR Gates
    TI [Texas ...
  • 英文版
    Quad 2-Input NOR(NAND) Buffered B Series Gate
    NSC [Natio...
  • 英文版
    CMOS 4 Bit Arithmetic Logic Unit
    INTERSIL [...
  • 英文版
    CMOS DUAL 4-STAGE STATIC SHIFT REGISTER
    TI [Texas ...
  • 英文版
    CMOS DUAL UP-COUNTERS
    TI [Texas ...
  • 英文版
    CMOS NOR Gate
    INTERSIL [...
  • 英文版
    CMOS PRESETTABLE DIVIDE-BY-N COUNTER
    TI [Texas ...
  • 英文版
    Quad 2-Input NOR(NAND) Buffered B Series Gate
    NSC
  • 英文版
    CMOS NOR Gate
    INTERSIL
  • 英文版
    Quad 2-Input NOR Buffered B Series Gate . Quad 2-Input NAND ...
    FAIRCHILD
  • 英文版
    CMOS NOR Gates
    TI
  • 英文版
    CMOS NOR Gates
    TI [Texas ...
  • 英文版
    Quad 2-Input NOR Buffered B Series Gate . Quad 2-Input NAND ...
    FAIRCHILD ...
  • 英文版
    Quad 2-Input NOR,NAND Buffered B Series Gate
    NSC [Natio...
  • 英文版
    Quad 2-Input NOR(NAND) Buffered B Series Gate
    NSC [Natio...
  • 英文版
    CMOS NOR Gate
    INTERSIL [...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！