DDR SDRAM 512Mb D-die (x8, x16)
1.0 Key Features
鈥?VDD : 2.5V 鹵 0.2V, VDDQ : 2.5V 鹵 0.2V for DDR266, 333
鈥?VDD : 2.6V 鹵 0.1V, VDDQ : 2.6V 鹵 0.1V for DDR400
鈥?Double-data-rate architecture; two data transfers per clock cycle
鈥?Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16)
鈥?Four banks operation
鈥?Differential clock inputs(CK and CK)
鈥?DLL aligns DQ and DQS transition with CK transition
鈥?MRS cycle with address key programs
-. Read latency : DDR266(2, 2.5 Clock), DDR333(2.5 Clock), DDR400(3 Clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
鈥?All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
鈥?Data I/O transactions on both edges of data strobe
鈥?Edge aligned data output, center aligned data input
鈥?LDM,UDM for write masking only (x16)
鈥?DM for write masking only (x4, x8)
鈥?Auto & Self refresh
鈥?7.8us refresh interval(8K/64ms refresh)
鈥?Maximum burst refresh cycle : 8
鈥?66pin TSOP II
Pb-Free
package
鈥?/div>
RoHS compliant
Preliminary
DDR SDRAM
2.0 Ordering Information
Part No.
K4H510838D-UC/LCC
K4H510838D-UC/LB3
K4H510838D-UC/LA2
K4H510838D-UC/LB0
K4H511638D-UC/LCC
K4H511638D-UC/LB3
K4H511638D-UC/LA2
K4H511638D-UC/LB0
32M x 16
64M x 8
Org.
Max Freq.
CC(DDR400@CL=3)
B3(DDR333@CL=2.5)
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
CC(DDR400@CL=3)
B3(DDR333@CL=2.5)
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
SSTL2
66pin TSOP II
SSTL2
66pin TSOP II
Interface
Package
3.0 Operating Frequencies
CC(DDR400@CL=3)
Speed @CL2
Speed @CL2.5
Speed @CL3
CL-tRCD-tRP
-
166MHz
200MHz
3-3-3
B3(DDR333@CL=2.5)
133MHz
166MHz
-
2.5-3-3
A2(DDR266@CL=2.0)
133MHz
133MHz
-
2-3-3
B0(DDR266@CL=2.5)
100MHz
133MHz
-
2.5-3-3
Rev. 0.3 June. 2005
prev
next