K4D263238G-GC
AC CHARACTERISTICS
Parameter
CK cycle time
CK high level width
CK low level width
DQS out access time from CK
Output access time from CK
Data strobe edge to Dout edge
Read preamble
Read postamble
CK to valid DQS-in
DQS-In setup time
DQS-in hold time
DQS write postamble
DQS-In high level width
DQS-In low level width
Address and Control input setup
Address and Control input hold
DQ and DM setup time to DQS
DQ and DM hold time to DQS
Clock half period
Data Hold skew factor
Data output hold time from DQS
Jitter over 1~6 clock cycle error
Cycle to cyde duty cycle error
Rise and fall times of CK
CL=3
CL=4
Symbol
tCK
tCH
tCL
tDQSCK
tAC
tDQSQ
tRPRE
tRPST
tDQSS
tWPRES
tWPREH
tWPST
tDQSH
tDQSL
tIS
tIH
tDS
tDH
tHP
tQHS
tQH
tJ*1
tDCERR
tR, tF
-2A
Min
5
2.86
0.45
0.45
-0.55
-0.55
-
0.9
0.4
0.85
0
0.35
0.4
0.45
0.45
0.8
0.8
0.35
0.35
tCLmin
or
tCHmin
-
tHP-tQHS
-
-
-
Max
10
0.55
0.55
0.55
0.55
0.35
1.1
0.6
1.15
-
-
0.6
0.55
0.55
-
-
-
-
-
0.4
-
75
75
600
-33
Min
5
3.3
0.45
0.45
-0.55
-0.55
-
0.9
0.4
0.85
0
0.35
0.4
0.45
0.45
0.8
0.8
0.35
0.35
tCLmin
or
tCHmin
-
tHP-tQHS
-
-
-
Max
10
0.55
0.55
0.55
0.55
0.35
1.1
0.6
1.15
-
-
0.6
0.55
0.55
-
-
-
-
-
0.4
-
85
85
700
128M GDDR SDRAM
-36
Min
5
3.6
0.45
0.45
-0.6
-0.6
-
0.9
0.4
0.85
0
0.35
0.4
0.45
0.45
0.9
0.9
0.40
0.40
tCLmin
or
tCHmin
-
tHP-tQHS
-
-
-
Unit
ns
ns
tCK
tCK
ns
ns
ns
tCK
tCK
tCK
ns
tCK
tCK
tCK
tCK
ns
ns
ns
ns
ns
ns
ns
ps
ps
ps
Note
Max
10
0.55
0.55
0.6
0.6
0.40
1.1
0.6
1.15
-
-
0.6
0.55
0.55
-
-
-
-
-
0.45
-
95
95
700
1
1
1
*1.
The cycle to cycle jitter over 1~6 cycle short term jitter.
Simplified Timing @ BL=2, CL=4
tCH
tCL
tCK
0
CK, CK
1
2
3
4
5
6
7
8
CS
tDQSCK
tIS
tIH
tDQSS
tDQSH
tDQSL
DQS
tRPRE
tRPST
t
WPREH
t
WPRES
tDS tDH
tDQSQ
tAC
DQ
DM
COMMAND
READA
Qa1
Qa2
Db0
Db1
WRITEB
- 16 -
Rev 1.8 (March. 2005)