最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

K4H1G0438M-TCA0 Datasheet

  • K4H1G0438M-TCA0

  • 128Mb DDR SDRAM

  • 669.26KB

  • 53頁

  • SAMSUNG   SAMSUNG

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

128Mb DDR SDRAM
6. When terminating a burst Read command, the BST command must be issued L
BST
(鈥淏ST Latency鈥? clock
cycles before the clock edge at which the output buffers are tristated, where L
BST
equals the CAS latency
for read operations. This is shown in previous page Figure with examples for CAS latency (CL) of 1.5, 2,
2.5, 3 and 3.5 (only selected CAS latencies are required by the DDR SDRAM standards, the others are
optional).
7. When the burst terminates, the DQ and DQS pins are tristated.
The BST command is not byte controllable and applies to all bits in the DQ data word and the(all) DQS pin(s).
3.3.10 DM masking
The DDR SDRAM has a data mask function that can be used in conjunction with data write cycle, not read
cycle. When the data mask is activated (DM high) during write operation, DDR SDRAM does not accept the
corresponding data.(DM to data-mask latency is zero).
DM must be issued at the rising or falling edge of data strobe.
< Burst Length=8 >
CK
CK
Command
DQS
DQ
鈥瞫
DM
masked by DM=H
Din 0 Din 1 Din 2
Din 3 Din 4 Din 5 Din 6
Din7
0
1
2
3
4
5
6
7
8
WRITE
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
t
DQSS
Figure 18. DM masking timing
- 28 -
REV. 1.0 November. 2. 2000

K4H1G0438M-TCA0相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！