最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

RV5C338A-E2 Datasheet

  • RV5C338A-E2

  • 3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MON...

  • 52頁

  • RICOH

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

R
脳
5C338A
4. Alarm and Periodic Interrupt
The R
脳
5C338A incorporate the alarm circuit and the periodic interrupt circuit that are configured to generate alarm
signals and periodic interrupt signals, respectively, for output from the INTR pin as described below.
1)Alarm Circuit
The alarm interrupt circuit is configured to generate alarm signals for output from the INTR, which is driven low
(enabled) upon the occurrence of a match between current time read by the time counters (the day-of-week, hour,
and minute counters) and alarm time preset by the alarm registers (the Alarm_W registers intended for the day-
of-week, hour, and minute digit settings and the Alarm_D registers intended for the hour and minute digit set-
tings).
2)Periodic Interrupt Circuit
The periodic interrupt circuit is configured to generate either clock pulses in the pulse mode or interrupt signals
in the level mode for output from the INTR pin depending on the CT
2
, CT
1
, and CT
0
bit settings in the control reg-
ister 1.
The above two types of interrupt signals are monitored by the flag bits (i.e. the WAFG, DAFG, and CTFG bits in the
control register 2) and enabled or disabled by the enable bits (i.e. the WALE, DALE, CT
2
, CT
1
, and CT
0
bits in the
control register 1) as listed in the table below.
Flag bits
Enable bits
Alarm signals
(under control of Alarm_W registers)
Alarm signals
(under control of Alarm_D registers)
Periodic interrupt signals
WAFG bit
(D1 at Address Fh)
DAFG bit
(D0 at Address Fh)
CTFG bit
(D2 at Address Fh)
WALE bit
(D7 at Address Eh)
DALE bit
(D6 at Address Eh)
CT
2
, CT
1
, and CT
0
bits (D2 to D0 at Address Eh)
(these bit settings of 0 disable the periodic interrupt circuit)
路 At power-on, when the WALE, DALE, CT
2
, CT
1
, and CT
0
bits are set to 0 in the control register 1, the INTR pin is
driven high (disabled).
路 When two or more types of interrupt signals are output simultaneously from the INTR pin, the output from the
INTR pin becomes an OR waveform of their negative logic.
Example: Combined Output of Alarm Interrupt Signals from the INTR pin Under Control of Alarm_D and
Alarm_W Registers
Alarm_W
Alarm_D
INTR
In this event, which type of interrupt signal is output from the INTR pin can be confirmed by reading the
WAFG, DAFG, and CTFG bit settings in the control register 2.
34

RV5C338A-E2相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！