鈥?/div>
Not production tested, limits verified by design
NOTES: 1. The leakage current is defined in the leakage current table with P6.x/Ax parameter.
2. The analog input voltage range must be within the selected reference voltage range V
R+
to V
R--
for valid conversion results.
3. The internal reference supply current is not included in current consumption parameter I
ADC12
.
4. The internal reference current is supplied via terminal AV
CC
. Consumption is independent of the ADC12ON control bit, unless a
conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.
12-bit ADC, external reference (see Note 1)
PARAMETER
V
eREF+
V
REF-- /
V
eREF--
(V
eREF+
--
V
REF--/
V
eREF--
)
I
VeREF+
I
VREF--/VeREF--
Positive external
reference voltage input
Negative external
reference voltage input
Differential external
reference voltage input
Static input current
Static input current
TEST CONDITIONS
V
eREF+
> V
REF--
/V
eREF--
(see Note 2)
V
eREF+
> V
REF--
/V
eREF--
(see Note 3)
V
eREF+
> V
REF--
/V
eREF--
(see Note 4)
0V
鈮?/div>
V
eREF+
鈮?/div>
V
AVCC
0V
鈮?/div>
V
eREF--
鈮?/div>
V
AVCC
2.2 V/3 V
2.2 V/3 V
VCC
MIN
1.4
0
1.4
MAX
V
AVCC
1.2
V
AVCC
鹵1
鹵1
UNIT
V
V
V
渭A
渭A
NOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C
i
, is also
the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the
recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced
accuracy requirements.
3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced
accuracy requirements.
4. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with
reduced accuracy requirements.
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
63
prev
next
MSP430F2481TRGCR 產(chǎn)品屬性產(chǎn)品培訓(xùn)模塊 The Ultra-Low Power MSP430MSP430 OverviewMSP430 Design ToolsMSP430 PeripheralsMSP430x2xx/4xx and Wireless OverviewPortable Medical Solutions with MSP430MSP430 for Utility Metering SolutionsMSP430: How to JTAGMSP430, How To Use the Clock SystemGrace Software Graphical User InterfaceMCU OverviewDriver LibraryMSP430Ware Overview
標(biāo)準(zhǔn)包裝 1
類別 集成電路 (IC)
家庭 嵌入式 - 微控制器,
系列 MSP430F2xx
核心處理器 RISC
芯體尺寸 16-位
速度 16MHz
連通性 I²C,IrDA,LIN,SCI,SPI,UART/USART
外圍設(shè)備 欠壓檢測/復(fù)位,POR,PWM,WDT
輸入/輸出數(shù) 48
程序存儲器容量 48KB(48K x 8 + 256B)
程序存儲器類型 閃存
EEPROM 大小 -
RAM 容量 4K x 8
電壓 - 電源 (Vcc/Vdd) 1.8 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器 -
振蕩器型 內(nèi)部
工作溫度 -40°C ~ 105°C
封裝/外殼 64-VFQFN 裸露焊盤
包裝 Digi-Reel®
其它名稱 296-23083-6
MSP430F2481TRGCR相關(guān)型號PDF文件下載
型號
版本
描述
廠商
下載
英文版
MIXED SIGNAL MICROCONTROLLERS
TI
英文版
MIXED SIGNAL MICROCONTROLLERS
TI [Texas ...
英文版
PMC-Sierra, Inc [MSP for VoIP Gateways with Integrated Secu...
PMC
英文版
Micronas [Multistandard Sound Processor]
英文版
Micronas [Multistandard Sound Processor]
英文版
Micronas [Multistandard Sound Processor]
英文版
Multistandard Sound Processor
英文版
Micronas [Multistandard Sound Processor]
英文版
Micronas [Multistandard Sound Processor]
英文版
Multistandard Sound Processor
英文版
Multistandard Sound Processor
MICRONAS [...
英文版
MSP430 - In-System Programmer
英文版
MIXED SIGNAL MICROCONTROLLERS
TI
英文版
MIXED SIGNAL MICROCONTROLLERS
TI [Texas ...
英文版
MIXED SIGNAL MICROCONTROLLERS
TI
英文版
MIXED SIGNAL MICROCONTROLLERS
TI [Texas ...
英文版
MIXED SIGNAL MICROCONTROLLERS
TI
英文版
MIXED SIGNAL MICROCONTROLLERS
TI [Texas ...
英文版
MIXED SIGNAL MICROCONTROLLERS
TI
英文版
MIXED SIGNAL MICROCONTROLLERS
TI [Texas ...