MSP430x22x2, MSP430x22x4
MIXED SIGNAL MICROCONTROLLER
SLAS504A 鈭?JULY 2006 鈭?REVISED DECEMBER 2006
absolute maximum ratings (see Note 1)
Voltage applied at V
CC
to V
SS
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 鈭?.3 V to 4.1 V
Voltage applied to any pin (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 鈭?.3 V to V
CC
+0.3 V
Diode current at any device terminal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
鹵2
mA
Storage temperature, T
stg
(unprogrammed device, see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . 鈭?5擄C to 150擄C
Storage temperature, T
stg
(programmed device, see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . 鈭?0擄C to 105擄C
NOTES: 1. Stresses beyond those listed under 鈥渁bsolute maximum ratings鈥?may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any other conditions beyond those indicated under 鈥渞ecommended
operating conditions鈥?is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
2. All voltages referenced to VSS. The JTAG fuse-blow voltage, VFB, is allowed to exceed the absolute maximum rating. The voltage
is applied to the TEST pin when blowing the JTAG fuse.
3. Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with
peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.
recommended operating conditions
MIN
Supply voltage during program execution, VCC
Supply voltage during program/erase flash memory, VCC
Supply voltage, VSS
I Version
Operating free-air temperature range, TA
T Version
VCC = 1.8 V,
Duty Cycle = 50%
鹵10%
Processor frequency fSYSTEM (Maximum MCLK frequency)
(see Notes 1, 2 and Figure 1)
VCC = 2.7 V,
Duty Cycle = 50%
鹵10%
VCC
鈮?/div>
3.3 V,
Duty Cycle = 50%
鹵10%
鈭?0
鈭?0
dc
dc
dc
1.8
2.2
0
85
105
4.15
12
16
MHz
NOM
MAX
3.6
3.6
UNIT
V
V
V
擄C
擄C
NOTES: 1. The MSP430 CPU is clocked directly with MCLK.
Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
2. Modules might have a different maximum input clock specification. Refer to the specification of the respective module in this data
sheet.
Legend:
12 MHz
7.5 MHz
4.15 MHz
1.8 V
2.2 V
2.7 V
3.3 V
3.6 V
Supply Voltage 鈭扸
NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum VCC of 2.2 V.
Figure 1. Operating Area
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
脧脧脧
脧脧脧
脧脧脧
脧脧脧
脧脧脧
脧脧脧
脧脧脧脧脧脧脧脧脧
脧脧脧脧脧脧脧脧脧
脧脧脧脧脧脧脧脧脧
脧脧脧脧脧脧脧脧脧
脧脧脧脧脧脧脧脧脧
脧脧脧脧脧脧脧脧脧
脧脧脧脧脧脧脧脧脧
脧脧脧脧脧脧脧脧脧
脧脧脧脧脧脧脧脧脧
脧脧脧脧脧脧脧脧脧
16 MHz
System Frequency 鈭扢Hz
Supply voltage range,
during flash memory
programming
Supply voltage range,
during program execution
23
                         
                        
                        prev
                        
                        next