最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

LP3907SQX-PXPP Datasheet

  • LP3907SQX-PXPP

  • Intersil Corporation [Dual High-Current Step-Down DC/DC and...

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

LP3907
I/O Electrical Characteristics
Unless otherwise noted: Typical values and limits appearing in normal type apply for T
J
= 25擄C. Limits appearing in
boldface
type
apply over the entire junction temperature range for operation, T
J
= 0擄C to +125擄C. (Note 13)
Symbol
V
IL
V
IH
Parameter
Input Low Level
Input High Level
1.2
Conditions
Limit
Min
Max
0.4
Units
V
V
Power On Reset Threshold/Function (POR)
Symbol
nPOR
nPOR
threshold
VOL
Parameter
nPOR = Power on reset forBuck1 and
Buck2
Percentage of Target voltage Buck1 or
Buck2
Output Level Low
Default
V
BUCK1
AND V
BUCK2
rising
V
BUCK1
OR V
BUCK2
falling
Load = IoL = 500mA
Conditions
Min
Typ
50
94
85
0.23
0.5
Max
Units
ms
%
V
Note 1:
Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation
of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions,
see the Electrical Characteristics.
Note 2:
All voltages are with respect to the potential at the GND pin.
Note 3:
Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T
J
= 160擄C (typ.) and disengages at T
J
= 140擄C (typ.)
Note 4:
The Human body model is a 100pF capacitor discharged through a 1.5k鈩?resistor into each pin. (MILSTD - 883 3015.7)
Note 5:
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be
derated. Maximum ambient temperature (T
A-MAX
) is dependent on the maximum operating junction temperature (T
J-MAX-OP
= 125擄C), the maximum power
dissipation of the device in the application (P
D-MAX
), and the junction-to-ambient thermal resistance of the part/package in the application (胃
JA
), as given by the
following equation: T
A-MAX
= T
J-MAX-OP
鈭?(胃
JA
脳 P
D-MAX
). See Applications section.
Note 6:
Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists,
special care must be paid to thermal dissipation issues in board design.
Note 7:
Min and Max limits are guaranteed by design, test, or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
Note 8:
C
IN
, C
OUT
: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
Note 9:
The device maintains a stable, regulated output voltage without a load.
Note 10:
Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100mV below its nominal value.
Note 11:
Quiescent current is defined here as the difference in current between the input voltage source and the load at V
OUT
.
Note 12:
V
IN
minimum for line regulation values is 1.8V.
Note 13:
This specification is guaranteed by design.
Note 14:
The
I
Q
can be defined as the standing current of the LP3907 when the I
2
C bus is
active
and all other power blocks have been
disabled via the I
2
C
bus,
or it can be defined as the I
2
C bus
active,
and the other power blocks are
active under no load condition.
These two values can be used by the system
designer when the LP3907 is powered using a battery.
Note 15:
Pins 24, 19 can operate from V
IN
min of 1.74 to a V
IN
max of 5.5V. This rating is only for the series pass PMOS power FET. It allows the system design
to use a lower voltage rating if the input voltage comes from a buck output.
Note 16:
The I
Q
exhibits a higher current draw when the EN pin is de-asserted because the I
2
2 buffer pins draw an additional 2碌A(chǔ).
Note 17:
VPOR is voltage at which the EPROM resets. This is different from the UVLO on VINLDO12, which is the voltage at which the regulators shut off; and
is also different from the nPOR function, which signals if the regulators are in a specified range.
Note 18:
Buck V
IN
鈮?/div>
V
OUT
+ 1V.
9
www.national.com

LP3907SQX-PXPP相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    ETC
  • 英文版
    Ultra Reliable Power Transistor
    NSC [Natio...
  • 英文版
    Power Management Unit For Low Power Handheld Applications
    NSC
  • 英文版
    Power Management Unit For Low Power Handheld Applications
    NATIONAL SEMICONDUCTOR
  • 英文版
    Dual High-Current Step-Down DC/DC and Dual Linear Regulator ...
    NSC
  • 英文版
    National Semiconductor
  • 英文版
    Dual High-Current Step-Down DC/DC and Dual Linear Regulator ...
    NSC
  • 英文版
    Dual High-Current Step-Down DC/DC and Dual Linear Regulator ...
    INTERSIL
  • 英文版
    帶I2C兼容接口的可編程電源管理單元
    National Semiconductor
  • 英文版
    Power Management IC for Hard Drive Based Portable Media Play...
    NSC
  • 英文版
    Power Management IC for Hard Drive Based Portable Media Play...
    NATIONAL SEMICONDUCTOR
  • 英文版
    Power Management IC for Flash Memory Based Portable Media Pl...
    NSC
  • 英文版
    Power Management IC for Flash Memory Based Portable Media Pl...
    NATIONAL SEMICONDUCTOR
  • 英文版
    National Semiconductor [CDMA Cellular Phone Power Managemen...
    NSC
  • 英文版
    Battery Charge Management and Regulator Unit
    NATIONAL SEMICONDUCTOR
  • 英文版
    National Semiconductor [CDMA Power Management Unit]
    NSC
  • 英文版
    Battery Charger Management and Regulator Unit with Integrate...
    NATIONAL SEMICONDUCTOR
  • 英文版
    Cellular/PCS System Power Management IC
    NSC
  • 英文版
    Cellular/PCS System Power Management IC
    NSC [Natio...
  • 英文版
    High Speed Bi-Directional Level Shifter and Ultra Low-Dropou...
    NSC

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！