最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS8405 Datasheet

  • CS8405

  • 96 KHZ DIGITAL AUDIO INTERFACE TRANSMITTER

  • 713.30KB

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CS8405A
10. HARDWARE MODE
The CS8405A has a hardware mode that allows the
use of the device without a microcontroller. Hard-
ware mode is selected by connecting the H/S pin to
VL+. The flexibility of the CS8405A is necessarily
limited in hardware mode. Various pins change
function as described in the hardware mode pin de-
scription section.
The hardware mode data flow is shown in
Figure 10. Audio data is input through the serial au-
dio input port and routed to the AES3 transmitter.
Mode B is selected when the CEN pin is high. In
mode B, the channel status, user data bits and the
validity bit are input serially through the COPY/C,
U and V pins. Data is clocked into these pins at
both edges of ILRCK. Figure 7 shows the timing
requirements.
The channel status block pin (TCBL) may be an in-
put or an output, determined by the state of the
TCBLD pin.
10.2
Serial Audio Port Formats
10.1
Channel Status, User and Validity
Data
The transmitted channel status, user and validity
data can be input in two methods, determined by
the state of the CEN pin. Mode A is selected when
the CEN pin is low. In mode A, the user bit data and
the validity bit are input through the U and V pins,
clocked by both edges of ILRCK. The channel sta-
tus data is derived from the state of the COPY/C,
ORIG, EMPH, and AUDIO pins. Table 2 shows
how the COPY/C and ORIG pins map to channel
status bits. In consumer mode, the transmitted cat-
egory code is set to Sample Rate Converter
(0101100).
VL +
The serial audio input port data format is selected
as shown in Table 3, and may be set to master or
slave by the state of the APMS input pin. Table 4
describes the equivalent software mode, bit settings
for each of the available formats. Timing diagrams
are shown in Figure 6.
COPY/C
0
0
1
1
ORIG
Function
0
PRO=0, COPY=0, L=0 copyright
1
PRO=0, COPY=0, L=1 copyright,
0
1
pre-recorded
PRO=0, COPY=1, L=0
non-copyright
PRO=1
Table 2. Hardware Mode COPY/C and ORIG pin
functions
Output
Clock
Source
OMCK
H/S
ILRCK
ISCLK
SDIN
Serial
Audio
Input
AES3
Encoder
& Tx
TXP
TXN
C, U, V Data Buffer
CEN
U
V
APMS SFMT1 SFMT0
COPY/C ORIG EMPH AUDIO TCBL TCBLD
Power supply pins and the reset pin are omitted from this diagram.
Please refer to the Typical Connection Diagram for hook-up details.
Figure 10. Hardware Mode
26
DS469PP4

CS8405相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！