最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS8416-CS Datasheet

  • CS8416-CS

  • Cirrus Logic [192 kHZ DIGITAL AUDIO INTERFACE RECEIVER]

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

CS8416
15 APPENDIX B: CHANNEL STATUS
BUFFER MANAGEMENT
15.1
AES3 Channel Status (C) Bit
Management
transfers occur. This allows determination of the al-
lowable time periods to interact with the E buffer.
Also provided is a D to E inhibit bit. This may be
used whenever 鈥渓ong鈥?control port interactions are
occurring.
A flowchart for reading the E buffer is shown in
Figure 20.
Since a D to E interrupt just occurred af-
ter reading, there is a substantial time interval until
the next D to E transfer (approximately 192 frames
worth of time). This is usually plenty of time to ac-
cess the E data without having to inhibit the next
transfer.
The CS8416 contains sufficient RAM to store the
first 5 bytes of C data for both A and B channels
(5 x 2 x 8 = 80 bits). The user may read from this
buffer鈥檚 RAM through the control port.
The buffering scheme involves 2 80-bit buffers,
named D and E, as shown in
Figure 19.
The MSB
of each byte represents the first bit in the serial C
data stream. For example, the MSB of byte 0
(which is at control port address 32) is the consum-
er/professional bit for channel status block A.
The first buffer (D) accepts incoming C data from
the AES receiver. The 2nd buffer (E) accepts entire
blocks of data from the D buffer. The E buffer is
also accessible from the control port, allowing
reading of the C data.
15.2.1 Serial Copy Management System
(SCMS)
In software mode, the CS8416 allows read access
to all the channel status bits. For consumer mode
SCMS compliance, the host microcontroller needs
to read and interpret the Category Code, Copy bit
and L bit appropriately.
In hardware mode, the SCMS protocol can be fol-
lowed by either using the COPY and ORIG output
pins, or by using the C bit serial output pin. These
options are documented in the hardware mode sec-
tion of this data sheet.
15.2
Accessing the E buffer
The user can monitor the incoming data by reading
the E buffer, which is mapped into the register
space of the CS8416, through the control port.
The user can configure the interrupt enable register
to cause interrupts to occur whenever D to E buffer
A
8-bits
From
AES3
Receiver
B
8-bits
D to E interrupt occurs
Optionally set D to E inhibit
Read E data
If set, clear D to E inhibit
D
Received
Data
Buffer
E
24
words
Control Port
Return
Figure 20. Flowchart for Reading the E Buffer
Figure 19. Channel Status Data Buffer Structure
DS578PP2
47

CS8416-CS PDF文件相關型號

CS8416-CZ

CS8416-CS相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！