最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS8416-CS Datasheet

  • CS8416-CS

  • Cirrus Logic [192 kHZ DIGITAL AUDIO INTERFACE RECEIVER]

  • 764.03KB

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

CS8416
RST
9
Reset
(
Input
) - When RST is low, the CS8416 enters a low power mode and all internal states are
reset. On initial power up, RST must be held low until the power supply is stable, and all input clocks
are stable in frequency and phase.
Address Bit 0 (I
2
C) / Control Port Chip Select (SPI)
(
Input)
- A falling edge on this pin puts the
AD0/CS
14
CS8416 into SPI control port mode. With no falling edge, the CS8416 defaults to I
2
C mode. In I
2
C
mode, AD0 is a chip address pin. In SPI mode, CS is used to enable the control port interface on the
CS8416
AD1/CDIN
15
Address Bit 1 (I
2
C) / Serial Control Data in (SPI)
(
Input
) - In I
2
C mode, AD1 is a chip address pin. In
SPI mode, CDIN is the input data line for the control port interface
Control Port Clock
(
Input
) - Serial control interface clock and is used to clock control data bits into and
out of the CS8416.
Serial Control Data I/O (I
2
C) / Data Out (SPI)
(
Input/Output
) - In I
2
C mode, SDA is the control I/O data
line. SDA is open drain and requires an external pull-up resistor to VL+. In SPI mode, CDOUT is the
output data from the control port interface on the CS8416
General Purpose Output 2
(Output)
- If using the I
2
C control port, this pin must be pulled high or low
through a 47 k
鈩?/div>
resistor. See
鈥淕eneral Purpose Outputs鈥?on page 22
for GPO functions.
General Purpose Output 1
(Output)
See
鈥淕eneral Purpose Outputs鈥?on page 22
for GPO functions.
General Purpose Output 0
(Output)
See
鈥淕eneral Purpose Outputs鈥?on page 22
for GPO functions.
Serial Audio Output Data
(
Output
) - Audio data serial output pin. This pin must be pulled high to VL+
through a 47 K
鈩?/div>
resistor to place the part in Software Mode.
Serial Audio Output Left/Right Clock
(
Input
/
Output
) - Word rate clock for the audio data on the
SDOUT pin. Frequency will be the output sample rate (Fs)
Serial Audio Output Bit Clock
(
Input
/
Output
) - Serial bit clock for audio data on the SDOUT pin
System Clock
(
Input
) - When the OMCK System Clock Mode is enabled using the SWCLK bit in the
Control 1 register, the clock signal input on this pin is output through RMCK. OMCK serves as
reference signal for OMCK/RMCK ratio expressed in register 24
Input Section Recovered Master Clock
(
Output
) - Input section recovered master clock output when
PLL is used. Frequency defaults to 256x the sample rate (Fs) and may be set to 128x. It may also be
tri-stated by the RXD bit in the Control 4 register (04h).
SCL/CCLK
16
SDA/
CDOUT
17
AD2/GPO2
18
GPO1
GPO0
SDOUT
19
20
26
OLRCK
28
OSCLK
OMCK
27
25
RMCK
24
36
DS578PP2

CS8416-CS PDF文件相關(guān)型號(hào)

CS8416-CZ

CS8416-CS相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！