最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS8416-CS Datasheet

  • CS8416-CS

  • Cirrus Logic [192 kHZ DIGITAL AUDIO INTERFACE RECEIVER]

  • 764.03KB

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

CS8416
Frame 191
Frame 0
Frame 1
X
Channel A
Data
Y
Channel B
Data
Z
Channel A
Data
Y
Channel B
Data
X
Channel A
Data
Y
Channel B
Data
Preambles
OLRCK (in slave mode)
Figure 7. AES3 Data Format
If the user reads OSLIP as soon as the event trig-
gers, over a long period of time the rate of occur-
ring INT will be equal to the difference in
frequency between the input AES data and the
slave serial output LRCK. The CS8416 uses a hys-
teresis window when a slip/repeat event occurs.
The slip/repeat is triggered when an edge of OL-
RCK passes a window size from the beginning of
the Z/X preamble. Without the hysteresis window,
jitter on OLRCK with a frequency very close to Fs
could slip back and forth, causing multiple slip/re-
peat events. The CS8416 uses a hysteresis window
to ensure that only one slip/repeat happens even
with jitter on OLRCK.
master mode without the de-emphasis filter en-
gaged, the latency of the audio data will be 3
frames.
Fs (kHz)
32
44.1
48
64
96
192
Delay (ns)
96.6
78.6
74.6
60.6
50.6
TBD
Table 1. Delays by Frequency Values
4.2
AES11 Behavior
When OLRCK is configured as a master, the posi-
tive or negative edge of OLRCK (depending on the
setting of SOLRPOL in register 05h) will be within
-1.0%(1/Fs) to 1.1%(1/Fs) from the start of the pre-
amble X/Z. In master mode, the latency through the
part is dependent on the input sample frequency.
The delay through the part from the beginning of
the preamble to the active edge of OLRCK for the
various sample frequencies is given in
Table 1.
In
14
When OLRCK is configured as a slave any syn-
chronized input within +/-28%(1/Fs) from the pos-
itive or negative edge of OLRCK (depending on
the setting of SOLRPOL in register 05h) will be
treated as being sampled at the same time. Since the
CS8416 has no control of the OLRCK in slave
mode, the latency of the data through the part will
be a multiple of 1/Fs plus the delay between OL-
RCK and the preambles.
Both of these conditions are within the tolerance
range set forth in the AES11 standard.
DS578PP2

CS8416-CS PDF文件相關(guān)型號(hào)

CS8416-CZ

CS8416-CS相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！