最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS8415A-CS Datasheet

  • CS8415A-CS

  • Cirrus Logic [96 kHz DIGITAL AUDIO INTERFACE RECEIVER]

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CS8415A
11. PIN DESCRIPTION - HARDWARE MODE
COPY
1
COPY Channel Status Bit
(Output)
-
Reflects the state of the Copyright Channel Status bit in the incom-
ing AES3 data stream. If the category code is set to General, copyright will be indicated whatever the
state of the Copyright bit.
Positive Digital Power
(Input) - Typically +3 to +5V.
VL2+
VL+
VL3+
EMPH
2
23
27
3
Pre-Emphasis
(Output) - EMPH is low when the incoming Channel Status data indicates 50/15
碌s
pre-
emphasis. EMPH is high when the Channel Status data indicates no pre-emphasis or indicates pre-
emphasis other than 50/15
碌s.
This pin is also a start-up option which, along with ORIG, determines the
serial port format. A 47 k鈩?resistor to either VL+ or DGND is required.
AES3/SPDIF Receiver Port
(Input) - Differential line receiver inputs for the AES3 biphase encoded data.
See Appendix A for recommended circuits.
Positive Analog Power
(Input) - Nominally +5 V. This supply should be as quiet as possible since noise
on this pin will directly affect the jitter performance of the recovered clock.
Analog Ground
(Input) - Ground for the analog circuitry in the chip. AGND and DGND should be con-
nected to a common ground area under the chip.
PLL Loop Filter
(Output) - An RC network should be connected between this pin and ground. See
鈥淎ppendix C: PLL Filter鈥?on page 40 for recommended schematic and component values.
Reset
(Input) - When RST is low, the CS8415A enters a low power mode and all internal states are
reset. On initial power up, RST must be held low until the power supply is stable, and all input clocks are
stable in frequency and phase. This is particularly true in hardware mode with multiple CS8415A devices
where synchronization between devices is important.
Recovered Master Clock
(Output) - Recovered master clock output when PLL is locked to the incoming
AES3 stream. Frequency is 256x the sample rate (Fs).
Receiver Error
(Output) - When high, indicates an error condition in the AES3 receiver. The status of
this pin is updated once per sub-frame of incoming AES3 data. Conditions that can cause RERR to go
high are: validity bit high, parity error, bi-phase coding error, and loss of lock by the PLL.
RXP0
RXN0
VA+
AGND
FILT
RST
4
5
6
7
8
9
RMCK
RERR
10
11
31

CS8415A-CS PDF文件相關(guān)型號

CS8415A-CZ,CS8415A-IZ

CS8415A-CS 產(chǎn)品屬性

  • Cirrus Logic

  • 音頻 DSP

CS8415A-CS相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！