最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS8415A-CS Datasheet

  • CS8415A-CS

  • Cirrus Logic [96 kHz DIGITAL AUDIO INTERFACE RECEIVER]

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

CS8415A
10. HARDWARE MODE
The CS8415A has a hardware mode which allows
using the device without a microcontroller. Hard-
ware mode is selected by connecting the H/S pin
to VL+. Various pins change function in hardware
mode, described in the hardware mode pin defini-
tion section.
Hardware mode data flow is shown in Figure 9. Au-
dio data is input through the AES3 receiver, and
routed to the serial audio output port. The PRO,
COPY, ORIG, EMPH, and AUDIO channel status
bits are output on pins. The decoded C and U bits
are also output, clocked at both edges of OLRCK
VL+
(master mode only, see Figure 7).The current au-
dio sample is passed unmodified to the serial audio
output port if the validity bit is high, or a parity, bi-
phase, or PLL lock error occurs.
10.1
Serial Audio Port Formats
In hardware mode, only a limited number of alter-
native serial audio port formats are available.
Table 2 defines the equivalent software mode bit
settings for each format. Start-up options are
shown in Table 3, and allow choice of the serial au-
dio output port as a master or slave, and the serial
audio port format.
H/S
RXP
RXN
AES3 Rx
&
Decoder
Serial
Audio
Output
OLRCK
OSCLK
SDOUT
C & U bit Data Buffer
C
U
RM CK
RERR NVERR CHS COPY ORIG
EM PH PRO AUDIO RCBL
Power supply pins (VD+, VA+, DGND, AGND) & the reset pin (RST) and the PLL filter pin (FILT)
are omitted from this diagram. Please refer to the Typical Connection Diagram for hook-up details.
Figure 9. Hardware Mode
SOSF
0
0
0
0
SORES1/0
00
00
00
11
SOJUST
0
0
1
0
SODEL
0
1
0
0
SOSPOL
0
0
0
0
SOLRPOL
0
1
0
0
OF1 - Left Justified
OF2 - I
2
S 24-bit data
OF3 - Right Justified, master mode only
OF4 - Direct AES3 data
Table 2. Equivalent Software Mode Bit Definitions
SDOUT
LO
HI
-
-
-
-
ORIG
-
-
LO
LO
HI
HI
EMPH
-
-
LO
HI
LO
HI
Function
Serial Output Port is Slave
Serial Output Port is Master
Left Justified
I2S 24-bit data
Right Justified
Direct AES3 data
Table 3. Hardware Mode Start-up Options
30

CS8415A-CS PDF文件相關(guān)型號(hào)

CS8415A-CZ,CS8415A-IZ

CS8415A-CS 產(chǎn)品屬性

  • Cirrus Logic

  • 音頻 DSP

CS8415A-CS相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！