ADVANCE
INFORMATION
9.10
CS5954AM SRAM Write Cycle
Address
t
AW
t
CSW
CS
CS5954AM
t
WC
t
WPW
WE
t
DW
t
DH
Dout
Parameter
t
AW
t
CSW
t
DW
t
WPW[48]
t
DH
t
WC
Description
Write Address Valid to WE LOW
CS LOW to WE LOW
Data Valid to WE HIGH
WE Pulse Width
Data Hold from WE HIGH
WE HIGH to CS HIGH
Data Valid
Min.
13 ns
13 ns
25 ns
28 ns
5 ns
15 ns
Typical
Max.
9.11
Thermal Specifications
Parameter
Min.
65擄C/W
Typ.
Max.
125擄C
75擄C/W
0.8W
Junction Temperature (T
jmax
)
Package thermal impedance
(胃
ja
)
Dissipated power @ 65擄C ambient (P
max
)
Note:
48. This is at 1-wait state with PCLK = 2/3 RCLK. For 2-wait states, add 31 ns.
Document #: 38-08025 Rev. **
Page 40 of 44