最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS5340-DZZ Datasheet

  • CS5340-DZZ

  • Cirrus Logic [101 dB, 192kHz, MULTI-BIT AUDIO A/D CONVERTER...

  • 460.33KB

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CS5340
4.2.3
Master Clock
The CS5340 requires a Master clock (MCLK) which runs the internal sampling circuits and digital filters. There is
also an internal MCLK divider which is automatically activated based on the speed mode and frequency of the
MCLK. Table 3 shows a listing of the external MCLK/LRCK ratios that are required. Table 4 lists some common au-
dio output sample rates and the required MCLK frequency. Please note that not all of the listed sample rates are
supported when operating with a fast MCLK (512x, 256x, 128x for Single, Double, and Quad Speed Modes respec-
tively).
Single Speed Mode
MCLK/LRCK Ratio
256x, 512x
* Quad Speed, 64x only available in Master Mode.
Table 3. Master Clock (MCLK) Ratios
Double Speed Mode
128x, 256x
Quad Speed Mode
64x*,128x
SAMPLE RATE (kHz)
32
44.1
48
64
88.2
96
192
MCLK (MHz)
8.192
11.2896
22.5792
12.288
24.576
8.192
11.2896
22.5792
12.288
24.576
12.288
24.576
Table 4. Master Clock (MCLK) Frequencies for Standard Audio Sample Rates
4.3
Serial Audio Interface
The CS5340 supports both I
2
S and Left Justified serial audio formats. Upon start-up, the CS5340 will detect the logic
level on SDOUT (pin 4). A 10 k
鈩?/div>
pull-up to VL is needed to select I
2
S format, and a 10 k
鈩?/div>
pull-down to GND is
needed to select Left Justified format. Please see Figures 13 through 16 on page 14, for more information on the
required timing for the two serial audio interface formats.
LR C K
L eft C h ann e l
R igh t C h a nne l
SCLK
SDATA
2 3 22
9
8
7
6
5
4
3
2
1
0
23 22
9
8
7
6
5
4
3
2
1
0
23 2 2
Figure 19. Left-Justified Serial Audio Interface
LRCK
Le ft C h an n e l
R ig h t C h a nn el
S C LK
SDA TA
23 22
9
8
7
6
5
4
3
2
1
0
23 22
9
8
7
6
5
4
3
2
1
0
23 2 2
Figure 20. I
2
S Serial Audio Interface
DS601PP2
19

CS5340-DZZ 產(chǎn)品屬性

  • 96

  • 集成電路 (IC)

  • 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器

  • -

  • 24

  • 200k

  • 串行

  • 2

  • -

  • 模擬和數(shù)字

  • -40°C ~ 85°C

  • 表面貼裝

  • 16-TSSOP（0.173"，4.40mm 寬）

  • 16-TSSOP

  • 管件

  • 2 個單端，單極

  • 598-1544-ND - BOARD EVAL FOR CS5340 STEREO ADC

  • 598-1686

CS5340-DZZ相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    RF COILS
    SUMIDA
  • 英文版
    Sumida Corporation [RF COILS < SMD Type: CS Series>]
    SUMIDA
  • 英文版
    Three-Phase Buck Controller with Integrated Gate Drivers an...
    ONSEMI
  • 英文版
    Three-PhaseBuck Controller withIntegrated Gate Drivers andPo...
  • 英文版
    Two-Phase Buck Controllerwith Integrated GateDrivers and 4-B...
  • 英文版
    Three-Phase BuckController with IntegratedGate Drivers
  • 英文版
    Three-Phase SynchronousSwitching Step-DownController with Si...
  • 英文版
    Four-Phase VRM 9.0 Buck Controller
    ON SEMICONDUCTOR
  • 英文版
    Two-Phase PWM Controllerwith Integrated GateDrivers for VRM ...
  • 英文版
    Two-Phase PWM Controller with Integrated Gate Drivers for VR...
  • 英文版
    16-Bit, 20 kHz Oversampling A/D Converter
    CIRRUS
  • 英文版
  • 英文版
  • 英文版
    24-Bit Variable Bandwidth A/D Converter Chipset
    CIRRUS
  • 英文版
  • 英文版
  • 英文版
    24-Bit Variable Bandwidth A/D Converter Chipset
    CIRRUS
  • 英文版
  • 英文版
    24-Bit Variable Bandwidth A/D Converter Chipset
    CIRRUS
  • 英文版
    Two-Phase Buck Controllerwith Integrated GateDrivers and 5-B...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！