CS5340
4.2.1
Operation as a Clock Master
As a clock master, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally derived from
the master clock with the left/right clock equal to Fs and the serial clock equal to 64x Fs, as shown in Figure 18.
梅 256
梅 128
梅 64
梅1
MCLK
梅2
1
梅4
Auto-Select
梅2
梅1
Figure 18. CS5340 Master Mode Clocking
Single
Speed
Double
Speed
Quad
Speed
00
01
10
LRCK Output
(Equal to Fs)
0
M1
M0
Single
Speed
Double
Speed
Quad
Speed
00
01
10
SCLK Output
4.2.2
Operation as a Clock Slave
LRCK and SCLK operate as inputs in clock slave mode. It is recommended that the left/right clock be
synchronously derived from the master clock and must be equal to Fs. It is also recommended that the serial clock
be synchronously derived from the master clock and be equal to 64x Fs to maximize system performance.
A unique feature of the CS5340 is the automatic selection of either Single, Double or Quad speed mode when op-
erating as a clock slave. The auto-mode select feature negates the need to configure the Mode pins to correspond
to the desired mode. The auto-mode selection feature supports all standard audio sample rates from 2 to 200 kHz.
However, there are ranges of non-standard audio sample rates that are not supported when operating with a fast
MCLK (512x, 256x, 128x for Single, Double, and Quad Speed Modes respectively). Please refer to Table 1 for sup-
ported sample rate ranges.
18
DS601PP2