最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS493122-CL Datasheet

  • CS493122-CL

  • Cirrus Logic [Multi-Standard Audio Decoder Family]

  • 1340.73KB

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

CS49300 Family DSP
11. HARDWARE CONFIGURATION
After download or soft reset, and before
kickstarting the application (please see the Audio
Manager in the Application Messaging Section of
any application code user鈥檚 guide for more
information on kickstarting), the host has the
option of changing the default hardware
configuration. Hardware configuration messages
are used to physically reconfigure the hardware of
the audio decoder, as in enabling or disabling
address checking for the serial communication
port. Hardware configuration messages are also
used to initialize the data type (i.e., PCM or
compressed) and format (e.g., I
2
S, Left Justified,
Parallel, or Serial Bursty) for digital data inputs, as
well as the data format and clocking options for the
digital output port.
In general, the hardware configuration can only be
changed immediately after download or after soft
reset. However, some applications provide the
capability to change the input ports without
affecting other hardware configurations after
sending a special Application Restart message
(please see the Audio Manager in any Application
Code User鈥檚 Guide to determine whether the
Application Restart message is supported).
Serial digital audio data bit placement and sample
alignment is fully configurable in the CS493XX
including left justified, right justified, delay bits or
no delay bits, variable sample word sizes, variable
output channel count, and programmable output
channel pin assignments and clock edge polarity to
integrate with most digital audio interfaces. If a
mode is needed which is not presented, please
consult your sales representative as to its
availability.
to send a 7-bit address along with a read/write bit at
the start of any serial transaction.
By default,
address checking is disabled in the CS493XX. See
below for how to enable address checking.
The following 4-word hex message configures the
address checking circuitry of the CS493XX: It
should be noted that this will allow the host to
enable address checking and change the address of
the device. If address checking disabled is
acceptable, then these messages do not need to be
sent.
0x800252
0x00FFFF
0x800152
0xHH0000
In the last word the following bits should replace
HH:
Bits 23:17 - New Address to use for checking (if
enabling address checking)
Bit 16 -
1 = Address checking on
0 = Address checking off
11.2. Input Data Hardware Configuration
Both data format (I
2
S, Left Justified, Parallel, or
Serial Bursty) and data type (compressed or PCM)
are required to fully define the input port鈥檚
hardware configuration. The DAI and the CDI are
configured by the same group of messages since
their configurations are interrelated. The naming
convention of the input hardware configuration is
as follows:
INPUT
A B C D
where A, B, C and D are the parameters used to
fully define the input port. The parameters are
defined as follows:
A - Data Type
B - Data Format (This is a don鈥檛 care for parallel
modes of data delivery)
11.1. Address Checking
When using one of the serial communication
modes, I
2
C or SPI, as discussed in
Section 6.1,
鈥淪erial Communication鈥?on page 33,
it is necessary
72
DS339PP4

CS493122-CL PDF文件相關(guān)型號

CS493292-CL,CS493302-CL

CS493122-CL相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！