最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS493122-CL Datasheet

  • CS493122-CL

  • Cirrus Logic [Multi-Standard Audio Decoder Family]

  • 1340.73KB

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

CS49300 Family DSP
In autoboot mode, latching the most significant
byte would be perfectly valid since the most
significant bits are guaranteed to be zeros (the three
bytes represent a true 24-bit address).
The flow chart given in
Figure 36, "Autoboot
Sequence" on page 58
demonstrates the interaction
required by the microcontroller when placing the
DSP into autoboot mode. The host must first drive
the RESET line low.
After waiting for 175 ms, the application code
should be fully downloaded to the DSP, however
the designer should note that this time is typical and
may vary for each application code. During the
wait period, the host should ignore all INTREQ
behavior (mask the INTREQ interrupt). The host
can then verify that the code has successfully
initialized itself by sending a solicited read
command to the DSP to check for a known default
value.
For
example,
by
sending
Rd_Audio_Mgr_Request (0x090003) the host will
receive Rd_Audio_Mgr_Response (0x890003,
0x000000). If the first read attempt returns an
incorrect value, a 5ms wait should be inserted and
the read should be repeated. If a second invalid
response is read, the entire boot process should
then be repeated. When the number returned
matches the default value for the variable read, the
host can be confident that the application is resident
in the DSP and awaiting further instructions. An
application code user鈥檚 guide should be consulted
for information about reading a variable from the
part.
Hardware configuration messages are used to
define the behavior of the DSP鈥檚 audio ports. A
more detailed description of the different hardware
configurations can be found in
Section 11,
鈥淗ardware Configuration鈥?on page 72.
The software configuration messages are specific
to each application. The software user鈥檚 guides
(AN163, AN163x, AN162, AN162x) for each
application code provides a list of all pertinent
configuration messages. Writing the KICKSTART
message to the CS493XX begins the audio decode
process. The KICKSTART message will also be
described in the user鈥檚 guide for each application.
Until the KICKSTART has been sent, the decoder
is in a wait state.
8.2.1. Autoboot INTREQ Behavior
It is important to note that ABOOT and INTREQ
are multiplexed on pin 20 of the CS493XX.
Because this pin serves as an input before reset, and
an output after reset, the host should release the
ABOOT line after RESET has gone high. As
shown in
Figure 37, "Autoboot INTREQ
Behavior" on page 57,
the host must drive ABOOT
low around the rising edge of RESET.
After the host has released the ABOOT line, it will
remain high while the DSP prepares to load code
from the external memory. INTREQ should be
ignored during download, i.e. interrupts should be
masked on the host. The download time will vary
according to the size of the download image and
the frequency of the main DSP clock. The autoboot
sequence is specified to complete within 200 ms
T
rstsu
Driven Low by Host
Driven Low by CS492X
RESET
ABOOT
T
rsthld
Download in Progress
Figure 37. Autoboot INTREQ Behavior
DS339PP4
57

CS493122-CL PDF文件相關(guān)型號

CS493292-CL,CS493302-CL

CS493122-CL相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！