最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS493122-CL Datasheet

  • CS493122-CL

  • Cirrus Logic [Multi-Standard Audio Decoder Family]

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CS49300 Family DSP
name corresponding to their particular use.
Sometimes GPIO[11:0], or some subset thereof, is
used when referring to the pins in a general sense.
filter circuit will be directly coupled into the PLL,
which could affect performance.
Reference Designator
C1
C2
C3
R1
Value
2.2uF
220pF
10nF
200k Ohm
Table 1. PLL Filter Component Values
3.2. Termination Requirements
The CS493XX incorporates open drain pins which
must be pulled high for proper operation. INTREQ
(pin 20) is always an open drain pin which requires
a pull-up for proper operation. When in the I
2
C
serial communication mode, the SCDIO signal (pin
19) is open drain and thus requires a pull-up for
proper operation.
Due to the internal, multiplexed design of the pins,
certain signals may or may not require termination
depending on the mode being used. If a parallel
host communication mode is not being used,
GPIO[11:0] must be terminated or driven as these
pins will come up as high impedance inputs and
will be prone to oscillation if they are left floating.
The specific termination requirements may vary
since the state of some of the GPIO pins will
determine the communication mode at the rising
edge of reset (please see
Section 6, 鈥淐ontrol鈥?on
page 32
for more information). For the explicit
termination requirements of each communication
mode please see the typical connection diagrams.
Generally a 4.7k Ohm resistor is recommended for
open drain pins. The communication mode setting
pins (please see
Section 6, 鈥淐ontrol鈥?on page 32
for
more information) should also be terminated with a
4.7k resistor. A 10k Ohm resistor is sufficient for
the GPIO pins and unused inputs.
4.
POWER
The CS493XX requires a 2.5V digital power
supply for the digital logic within the DSP and a
2.5V analog power supply for the internal PLL.
There are three digital power pins, VD1, VD2 and
VD3, along with three digital grounds, DGND1,
DGND2 and DGND3. There is one analog power
pin, VA and one analog ground, AGND. The DSP
will perform at its best when noise has been
eliminated from the power supply. The
recommendations given below for decoupling and
power conditioning of the CS493XX will help to
ensure reliable performance.
4.1. Decoupling
It is good practice to decouple noise from the
power supply by placing capacitors directly
between the power and ground of the CS493XX.
Each pair of power pins (VD1/DGND,
VD2/DGND, VD3/DGND, VA/AGND) should
have its own decoupling capacitors. The
recommended procedure is to place both a 0.1uF
and a 1uF capacitor as close as physically possible
to each power pin. The 0.1uF capacitor should be
closest to the part (typically 5mm or closer).
3.3. Phase Locked Loop Filter
The internal phase locked loop (PLL) of the
CS493XX requires an external filter for successful
operation. The topology of this filter is shown in
the typical connection diagrams. The component
values are shown below. Care should be taken
when laying out the filter circuitry to minimize
trace lengths and to avoid any close routing of high
frequency signals. Any noise coupled on to the
DS339PP4
4.2. Analog Power Conditioning
In order to obtain the best performance from the
CS493XX鈥檚 internal PLL, the analog power supply
(VA) must be as clean as possible. A ferrite bead
should be used to filter the 2.5V power supply for
the analog portion of the CS493XX. This power
25

CS493122-CL PDF文件相關(guān)型號

CS493292-CL,CS493302-CL

CS493122-CL相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！