最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS4922 Datasheet

  • CS4922

  • Cirrus Logic [MPEG/G.729A AUDIO DECODER SYSTEM]

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CS4922
Start
SDA
SCL/SCK
REQ
AD6
AD5
AD4
AD3
AD2
AD1
AD0
R/W
ACK
Stop
SDA
SCL/SCK
REQ
D7
D6
D5
D4
D3
D2
D1
D0
Figure 14. Control Port Timing, I
2
C
廬
Read
lowing the falling edge. For I
2
C the REQ line will
be de-asserted immediately following the rising
edge of the last data bit of the current byte being
transferred, if there is no data in the SCPOUT reg-
ister. The REQ line is guaranteed to stay de-assert-
ed (high) until the rising edge of the SCL/SCK for
the ACK. This signals the host that the transfer is
complete.
If there is data placed in SCPOUT prior to the ris-
ing edge of SCL/SCK for the last data bit, then
REQ will remain asserted (low). Immediately fol-
lowing the falling edge of SCL/SCK for the ACK,
the new data byte will be loaded into the serial shift
register. The host should continue to read this new
byte. It is important to note that once the data is in
the shift register, clocks on the SCL/SCK line will
shift the data bits out of the shift register. A STOP
condition on the bus will not prevent this from oc-
curring. The host must read the byte prior to any
other bus activity or the data will be lost.
If data is placed in SCPOUT after the rising edge of
SCL/SCK for the last data bit, but before the rising
edge of SCL/SCK for the ACK, REQ will not be
asserted until after the rising edge of SCL/SCK for
the ACK. This should be treated as a completed
transfer. The data written to SCPOUT will not be
loaded into the shift register on the falling edge of
SCL/SCK for the ACK. Therefore, a new read op-
eration is required to read this byte.
4.7.2 Rise Time on SCL/SCK
The Philips I
2
C bus specification allows for rise
times of the SCL/SCK line up to 1
碌s.
The CS4922
does not meet this specification. If the I
2
C bus mas-
ter(s) has a rise time in excess of 50 ns the CS4922
will be unable to reliably communicate across the
bus. In some systems a stronger pull-up resistor on
the SCL/SCK line will provide the rise time needed
for proper operation, but this is only helpful when
the current rise time is near 50 ns. In cases where
the CS4922 will be used in a system where a longer
rise time on SCL/SCK is expected, a CMOS com-
patible buffer should be used. Figure 15 shows the
necessary connections. Note the buffer is only used
for the SCL/SCK connecting directly to the
CS4922. Other devices on the I
2
C bus may need to
hold SCL/SCK low while accepting data.
4.7.3 SPI mode
The status of CS sets the mode of the SCP during a
hardware and software reset. If CS is low during a
reset the mode is SPI. It is important to note that CS
should be low when either a hardware of software
reset is issued to ensure the mode remains SPI.
20

CS4922相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！