最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

AD7846AP Datasheet

  • AD7846AP

  • 16-Bit Voltage Output DAC

  • AD

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

AD7846
4.0
3.5
3.0
INL 鈥?LSBs
1.0
T
A
= +25 C
V
REF+
= +5V
V
REF鈥?/div>
= 0V
GAIN = +1
DNL 鈥?LSBs
0.8
T
A
= +25 C
V
REF+
= +5V
V
REF鈥?/div>
= 0V
GAIN = +1
2.5
2.0
1.5
0.6
0.4
0.2
1.0
0.5
11
12
13
14
V
DD
/V
SS
鈥?Volts
15
16
0
11
12
13
14
V
DD
/V
SS
鈥?Volts
15
16
Figure 13. Typical Linearity vs. V
DD
/V
SS
Figure 14. Typical Monotonicity vs.
V
DD
/V
SS
Table II. Control Logic Truth Table
CIRCUIT DESCRIPTION
Digital Section
Figure 15 shows the digital control logic and on-chip data
latches in the AD7846. Table II is the associated truth table.
The D/A converter has two latches that are controlled by four
signals:
CS,
R/W,
LDAC
and
CLR.
The input latch is con-
nected to the data bus (DB15鈥揇B0). A word is written to the
input latch by bringing
CS
low and R/W low. The contents of
the input latch may be read back by bringing
CS
low and R/W
high. This feature is called 鈥渞eadback鈥?and is used in system
diagnostic and calibration routines.
Data is transferred from the input latch to the DAC latch with
the
LDAC
strobe. The equivalent analog value of the DAC
latch contents appears at the DAC output. The
CLR
pin resets
the DAC latch contents to 000 . . . 000 or 100 . . . 000, depend-
ing on the state of R/W. Writing a
CLR
loads 000 . . . 000 and
reading a
CLR
loads 100 . . . 000. To reset a DAC to 0 V in a
unipolar system the user should exercise
CLR
while R/W is low;
to reset to 0 V in a bipolar system exercise the
CLR
while R/W
is high.
R/W
CLR
CS
1
0
0
X
X
X
R/W
LDAC CLR
X
0
1
X
0
1
X
X
X
0
X
X
X
X
X
1
0
0
Function
3-State DAC I/O Latch in High-
Z State
DAC I/O Latch Loaded with
DB15鈥揇B0
Contents of DAC I/O Latch
Available on DB15鈥揇B0
Contents of DAC I/O Latch
Transferred to DAC Latch
DAC Latch Loaded with
000 . . . 000
DAC Latch Loaded with
100 . . . 000
D/A Conversion
Figure 16 shows the D/A section of the AD7846. There are
three DACs, each of which have their own buffer amplifiers.
DAC1 and DAC2 are 4-bit DACs. They share a 16-resistor
string but have their own analog multiplexers. The voltage refer-
ence is applied to the resistor string. DAC3 is a 12-bit voltage
mode DAC with its own output stage.
The 4 MSBs of the 16-bit digital code drive DAC1 and DAC2
while the 12 LSBs control DAC3. Using DAC1 and DAC2, the
MSBs select a pair of adjacent nodes on the resistor string and
present that voltage to the positive and negative inputs of
DAC3. This DAC interpolates between these two voltages to
produce the analog output voltage.
To prevent nonmonotonicity in the DAC due to amplifier offset
voltages, DAC1 and DAC2 鈥渓eap-frog鈥?along the resistor string.
For example, when switching from Segment 1 to Segment 2,
DAC1 switches from the bottom of Segment 1 to the top of
Segment 2 while DAC2 stays connected to the top of Segment
1. The code driving DAC3 is automatically complemented to
compensate for the inversion of its inputs. This means that any
linearity effects due to amplifier offset voltages remain un-
changed when switching from one segment to the next and
16-bit monotonicity is ensured if DAC3 is monotonic. So,
12-bit resistor matching in DAC3 guarantees overall 16-bit
monotonicity. This is much more achievable than the 16-bit
matching which a conventional R-2R structure would have
needed.
鈥?鈥?/div>
DAC
16
DB15 RST
DB15 SET
DB14鈥揇B0
RST
DB15鈥揇B0
LATCHES
LDAC
16
3-STATE I/O
LATCH
16
DB15
DB0
CS
Figure 15. Input Control Logic
REV. E

AD7846AP 產(chǎn)品屬性

  • Data Converter FundamentalsDAC Architectures

  • 1

  • 集成電路 (IC)

  • 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器

  • -

  • 7µs

  • 16

  • 并聯(lián)

  • 1

  • 雙 ±

  • 100mW

  • -40°C ~ 85°C

  • 表面貼裝

  • 28-LCC（J 形引線）

  • 28-PLCC（11.51x11.51）

  • 管件

  • 1 電壓，單極；1 電壓，雙極

  • 143k

AD7846AP相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    2.5 V/3.0 V High Precision Reference
    AD
  • 英文版
    2.5V/3.0V High Precision Reference
  • 英文版
    Complete 700 ns Sample-and-Hold Amplifier
    AD
  • 英文版
    Complete 700 ns Sample-and-Hold Amoplifier
  • 英文版
    Complete Very High Speed Sample-and-Hold Amplifier
  • 英文版
    +2.7 V to +5.5 V, Parallel Input, Voltage Output 8-Bit DAC
    AD
  • 英文版
    +2.7 V to +5.5 V, Parallel Input, Voltage Output 8-Bit DAC
  • 英文版
    +3.3 V to +5 V Quad/Octal 10-Bit DACs
    AD
  • 英文版
    3.3 V to 5 V Quad/Octal 10-Bit DACs
  • 英文版
    +3.3 V to +5 V Quad/Octal 10-Bit DACs
    AD
  • 英文版
    3.3 V to 5 V Quad/Octal 10-Bit DACs
  • 英文版
    AD7804/AD7805/AD7806/AD7809: +3.3 V to +5 V Quad/Octal 10-B...
    ETC
  • 英文版
    AD7804/AD7805/AD7806/AD7809: +3.3 V to +5 V Quad/Octal 10-B...
  • 英文版
    +3.3 V to +5 V Quad/Octal 10-Bit DACs
    AD
  • 英文版
    3.3 V to 5 V Quad/Octal 10-Bit DACs
  • 英文版
    +3.3 V to +5 V Quad/Octal 10-Bit DACs
    AD
  • 英文版
    3.3 V to 5 V Quad/Octal 10-Bit DACs
  • 英文版
    Complete 700 ns Sample-and-Hold Amplifier
    ETC
  • 英文版
    Complete 700 ns Sample-and-Hold Amplifier
  • 英文版
    2.7 V to 5.5 V, 2 us, 10-Bit ADC in 8-Lead microSOIC/DIP
    AD

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！