最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

AD8170AN Datasheet

  • AD8170AN

  • Analog Devices [250 MHz, 10 ns Switching Multiplexers w/Amp...

  • AD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

AD8170/AD8174
V
OUT
= 2V p-p
G = +2
R
F
= 499 (AD8170R)
R
F
= 549 (AD8174R)
C
L
= 300PF
R
S(OUT)
= 15
500mV/DIV
OUTPUT
V
OUT
=
鹵1V
INPUT
V
IN
=
鹵0.5V
20ns/DIV
Figure 25. Pulse Response Driving a Large Load
Capacitor, C
L
= 300 pF
Overload Behavior and Recovery
There are three important overload conditions: input voltage
overdrive, output voltage overdrive and current overload at the
amplifier鈥檚 negative feedback input.
At a gain of 1, recovery from driving the input voltages beyond
the voltage range of the input switches is very quick, typically
less than 30 ns. Recovery from output overdrive is somewhat
slower and depends on how much the output is overdriven.
Recovery from 15% overdrive is under 60 ns. 50% overdrive
produces recovery times of about 85 ns.
Input overdrive in a high gain application can result in a large
current flow in the input stage. This current is internally limited
to 40 mA. The effect on total power dissipation should be taken
into account.
LAYOUT CONSIDERATIONS:
Signal traces should be as short as possible. Stripline or
microstrip techniques should be used for long signal traces
(longer than about 1 inch). These should be designed with a
characteristic impedance of 50
鈩?/div>
or 75
鈩?/div>
and be properly
terminated at each end using surface mount components.
Careful layout is imperative to minimize crosstalk. Guards
(ground or supply traces) must be run between all signal traces
to limit direct capacitive coupling. Input and output signal lines
should fan out away from the mux as much as possible. If
multiple signal layers are available, a buried stripline structure
having ground plane above, below, and between signal traces
will have the best crosstalk performance.
Return currents flowing through termination resistors can also
increase crosstalk if these currents flow in sections of the finite-
impedance ground circuit that is shared between more than one
input or output. Minimizing the inductance and resistance of the
ground plane can reduce this effect, but further care should be
taken in positioning the terminations. Terminating cables directly
at the connectors will minimize the return current flowing on the
board, but the signal trace between the connector and the mux will
look like an open stub and will degrade the frequency response.
Moving the termination resistors close to the input pins will
improve the frequency response, but the terminations from
neighboring inputs should not have a common ground return.
APPLICATIONS
8-to-1 Video Multiplexer
Realizing the high speed performance attainable with the
AD8170 and AD8174 requires careful attention to board layout
and component selection. Proper RF design techniques and low
parasitic component selection are mandatory.
Wire wrap boards, prototype boards, and sockets are not
recommended because of their high parasitic inductance and
capacitance. Instead, surface-mount components should be
soldered directly to a printed circuit board (PCB). The PCB
should have a ground plane covering all unused portions of the
component side of the board to provide a low impedance
ground path. The ground plane should be removed from the
area near input and output pins to reduce stray capacitance.
Chip capacitors should be used for supply bypassing. One end
of the capacitor should be connected to the ground plane and
the other within 1/4 inch of each power pin. An additional large
(4.7
碌F鈥?0 碌F)
tantalum capacitor should be connected in
parallel with each of the smaller capacitors for low impedance
supply bypassing over a broad range of frequencies.
Two AD8174 4-to-1 multiplexers can be combined with a single
digital inverter to yield an 8-to-1 multiplexer as shown in Figure
26. The
ENABLE
control pin allows the two op amp outputs to
be connected together directly. Taking the
ENABLE
pin high
shuts off the supply current to the output op amp and places the
op amp鈥檚 output and inverting input (Pin 12, 鈥揤
IN
) in high
impedance states.
The two least significant bits (LSBs) of the address lines
connect directly to the A0 and A1 inputs of both AD8174
devices. The third address line connects directly to the
ENABLE
input on one device and is inverted before being
applied to the
ENABLE
input on the second device. As a
result, when one device is enabled, the second device presents a
high impedance. The op amp of the enabled device must
however drive both feedback networks ((549
鈩?/div>
+ 549
鈩?/2).
The gain of this multiplexer has been set to +2 in this example.
This gives an overall gain of +1 when back terminated lines are
used. In applications where switching and settling times are
critical, the digital control pins (A0, A1 and
ENABLE)
should
also be appropriately terminated (with either 50
鈩?/div>
or 75
鈩?.
鈥?0鈥?/div>
REV. 0

AD8170AN相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Low Power Video Op Amp with Disable
    AD
  • 英文版
    Low Power Video Op Amp with Disable
  • 英文版
    High Performance Video Op Amp
    AD
  • 英文版
    High Performace Video Op Amp
  • 英文版
    Dual, Current Feedback Low Power Op Amp
    AD
  • 英文版
    Dual, Current Feedback Low Power Op Amp
  • 英文版
    Single Supply, Low Power Triple Video Amplifier
    AD
  • 英文版
    Single Supply,Low Power Triple Video Amplifier
  • 英文版
    SILICON DUAL DIFFERNTIAL AMPLIFIER TRANSISTORS
    ETC
  • 英文版
    SILICON DUAL DIFFERNTIAL AMPLIFIER TRANSISTORS
    ETC [ETC]
  • 英文版
    SILICON DUAL DIFFERNTIAL AMPLIFIER TRANSISTORS
    ETC
  • 英文版
    High Output Current Differential Driver
    AD
  • 英文版
    High Output Current Differential Driver
  • 英文版
    SILICON DUAL DIFFERNTIAL AMPLIFIER TRANSISTORS
    ETC
  • 英文版
    500 mA Differential Driver & Dual low Noise (VF) Amplifiers
  • 英文版
    High Speed, Low Power Wide Supply Range Amplifier
    AD
  • 英文版
    High Speed, Low Power Wide Supply Range Amplifier
  • 英文版
    Low Cost, Low Power Video Op Amp
  • 英文版
    AD8104: 600 MHz, 32 × 16 Buffered Analog Crosspoint Switch
    Analog Devices
  • 英文版
    600 MHz, 32 × 16 Buffered Analog Crosspoint Switch
    AD

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！