最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

dsPIC33FJ32GP204 Datasheet

  • dsPIC33FJ32GP204

  • High-Performance,16-bit Digital Signal Controllers

  • 2082.75KB

  • 270頁(yè)

  • Microchip   Microchip

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304
2.6.1
MULTIPLIER
The 17-bit x 17-bit multiplier is capable of signed or
unsigned operation and can multiplex its output using a
scaler to support either 1.31 fractional (Q31) or 32-bit
integer results. Unsigned operands are zero-extended
into the 17th bit of the multiplier input value. Signed
operands are sign-extended into the 17th bit of the
multiplier input value. The output of the 17-bit x 17-bit
multiplier/scaler is a 33-bit value that is sign-extended
to 40 bits. Integer data is inherently represented as a
signed 2鈥檚 complement value, where the Most
Significant bit (MSb) is defined as a sign bit.
鈥?The range of an N-bit 2鈥檚 complement integer is
-2
N-1
to 2
N-1
鈥?1.
鈥?For a 16-bit integer, the data range is -32768
(0x8000) to 32767 (0x7FFF) including 鈥?鈥?
鈥?For a 32-bit integer, the data range is
-2,147,483,648 (0x8000 0000) to 2,147,483,647
(0x7FFF FFFF).
When the multiplier is configured for fractional
multiplication, the data is represented as a 2鈥檚
complement fraction, where the MSb is defined as a
sign bit and the radix point is implied to lie just after the
sign bit (QX format). The range of an N-bit 2鈥檚
complement fraction with this implied radix point is -1.0
to (1 鈥?2
1-N
). For a 16-bit fraction, the Q15 data range
is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 鈥?鈥?/div>
and has a precision of 3.01518x10
-5
. In Fractional
mode, the 16 x 16 multiply operation generates a 1.31
product that has a precision of 4.65661 x 10
-10
.
The same multiplier is used to support the MCU
multiply instructions which include integer 16-bit
signed, unsigned and mixed sign multiply operations.
The
MUL
instruction can be directed to use byte or word
sized operands. Byte operands will direct a 16-bit
result, and word operands will direct a 32-bit result to
the specified register(s) in the W array.
鈥?In the case of addition, the Carry/Borrow input is
active-high and the other input is true data (not
complemented).
鈥?In the case of subtraction, the Carry/Borrow input
is active-low and the other input is complemented.
The adder/subtracter generates Overflow Status bits,
SA/SB and OA/OB, which are latched and reflected in
the STATUS
register:
鈥?Overflow from bit 39: this is a catastrophic
overflow in which the sign of the accumulator is
destroyed.
鈥?Overflow into guard bits 32 through 39: this is a
recoverable overflow. This bit is set whenever all
the guard bits are not identical to each other.
The adder has an additional saturation block that con-
trols accumulator data saturation, if selected. It uses
the result of the adder, the Overflow Status bits
described previously and the SAT<A:B> (COR-
CON<7:6>) and ACCSAT (CORCON<4>) mode con-
trol bits to determine when and to what value to
saturate.
Six STATUS register bits have been provided to
support saturation and overflow:
鈥?OA: AccA overflowed into guard bits
鈥?OB: AccB overflowed into guard bits
鈥?SA: AccA saturated (bit 31 overflow and
saturation)
or
AccA overflowed into guard bits and saturated (bit
39 overflow and saturation)
鈥?SB: AccB saturated (bit 31 overflow and
saturation)
or
AccB overflowed into guard bits and saturated (bit
39 overflow and saturation)
鈥?OAB: Logical OR of OA and OB
鈥?SAB: Logical OR of SA and SB
The OA and OB bits are modified each time data
passes through the adder/subtracter. When set, they
indicate that the most recent operation has overflowed
into the accumulator guard bits (bits 32 through 39).
The OA and OB bits can also optionally generate an
arithmetic warning trap when set and the correspond-
ing Overflow Trap Flag Enable bits (OVATE, OVBTE) in
the INTCON1 register are set (refer to
Section 6.0
鈥淚nterrupt Controller鈥?.
This allows the user applica-
tion to take immediate action, for example, to correct
system gain.
2.6.2
DATA ACCUMULATORS AND
ADDER/SUBTRACTER
The data accumulator consists of a 40-bit
adder/subtracter with automatic sign extension logic. It
can select one of two accumulators (A or B) as its
pre-accumulation source and post-accumulation
destination. For the
ADD
and
LAC
instructions, the data
to be accumulated or loaded can be optionally scaled
using the barrel shifter prior to accumulation.
2.6.2.1
Adder/Subtracter, Overflow and
Saturation
The adder/subtracter is a 40-bit adder with an optional
zero input into one side, and either true or complement
data into the other input.
漏
2007 Microchip Technology Inc.
Preliminary
DS70290A-page 21

dsPIC33FJ32GP204相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線(xiàn)人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線(xiàn)時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！