最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

DSPIC33FJ256MC710 Datasheet

  • DSPIC33FJ256MC710

  • 342頁

  • MICROCHIP   MICROCHIP

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

dsPIC33F/PIC24H PROGRAMMING SPECIFICATION
5.10
Verify Code Memory and
Configuration Word
5.11
Reading the Application ID Word
The verify step involves reading back the code memory
space and comparing it against the copy held in the
programmer鈥檚 buffer. The Configuration registers are
verified with the rest of the code.
The verify process is shown in the flowchart in
Figure 5-8. Memory reads occur a single byte at a time,
so two bytes must be read to compare against the word
in the programmer鈥檚 buffer. Refer to
Section 5.8
鈥淩eading Code Memory鈥?/span>
for implementation details
of reading code memory.
Note:
Because the Configuration registers
include the device code protection bit,
code memory should be verified immedi-
ately after writing if code protection is
enabled. This is because the device will
not be readable or verifiable if a device
Reset occurs after the code-protect bit in
the FGS Configuration register has been
cleared.
The Application ID Word is stored at address 0x8007F0
in executive code memory. To read this memory
location, you must use the SIX control code to move
this program memory location to the VISI register.
Then, the REGOUT control code must be used to clock
the contents of the VISI register out of the device. The
corresponding control and instruction codes that must
be serially transmitted to the device to perform this
operation are shown in Table 5-11.
After the programmer has clocked out the Application
ID Word, it must be inspected. If the application ID has
the value 0xBB, the programming executive is resident
in memory and the device can be programmed using
the mechanism described in
Section 3.0 鈥淒evice
Programming 鈥?Enhanced ICSP鈥?
However, if the
application ID has any other value, the programming
executive is not resident in memory; it must be loaded
to memory before the device can be programmed. The
procedure for loading the programming executive to
memory is described in
Section 6.0 鈥淧rogramming
the Programming Executive to Memory鈥?
FIGURE 5-8:
VERIFY CODE
MEMORY FLOW
Start
5.12
Exiting ICSP Mode
Set TBLPTR = 0
Exiting Program/Verify mode is done by removing V
IH
from MCLR, as shown in Figure 5-9. The only require-
ment for exit is that an interval P16 should elapse
between the last clock and program signals on PGC
and PGD before removing V
IH
.
FIGURE 5-9:
EXITING ICSP鈩?MODE
P16
P17
V
IH
Read Low Byte
with Post-Increment
MCLR
V
DD
Read High Byte
with Post-Increment
PGD
PGC
V
IH
Does
Word = Expect
Data?
Yes
No
All
code memory
verified?
Yes
Done
No
Failure,
Report
Error
PGD = Input
DS70152D-page 66
Preliminary
漏
2007 Microchip Technology Inc.

DSPIC33FJ256MC710相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！