最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

W681310R Datasheet

  • W681310R

  • 3V SINGLE-CHANNEL VOICEBAND CODEC

  • Winbond

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

W681310
7.4.4. Interchip Digital Link (IDL)
The IDL interface mode is selected when the BCLKR pin is connected to V
DD
for two or more frame
sync cycles. It can be used as a 2B+D timing interface in an ISDN application. The IDL interface
consists of 4 pins : IDL SYNC (FST), IDL CLK (BCLKT), IDL TX (PCMT) & IDL RX (PCMR). The FSR
pin selects channel B1 or B2 for transmit and receive. The data for channel B1 is transmitted on the first
positive edge of the IDL CLK after the IDL SYNC pulse. The IDL SYNC pulse is one IDL CLK cycle
long. The data for channel B2 is transmitted on the eleventh positive edge of the IDL CLK after the IDL
SYNC pulse. The data for channel B1 is received on the first negative edge of the IDL CLK after the IDL
SYNC pulse. The data for channel B2 is received on the eleventh negative edge of the IDL CLK after
the IDL SYNC pulse. The transmit signal pin IDL TX becomes high impedance when not used for data
transmission and also in the time slot of the unused channel. For more timing information, see the
timing section.
7.4.5. System Timing
The system can work at 256 kHz, 512 kHz, 1536 kHz, 1544 kHz, 2048 kHz, 2560 kHz, 4096 kHz &
4800 kHz master clock rates. The system clock is supplied through the master clock input MCLK and
can be derived from the bit-clock if desired. An internal pre-scaler is used to generate a fixed 256 kHz
and 8 kHz sample clock for the internal CODEC. The pre-scaler measures the master clock frequency
versus the Frame Sync frequency and sets the division ratio accordingly. If the Frame Sync is LOW for
the entire frame sync period while the MCLK and BCLK pin clock signals are still present, the W681310
will enter the low power standby mode. Another way to power down is to set the PUI pin to LOW. When
the system needs to be powered up again, the PUI pin needs to be set to HIGH and the Frame Sync
pulse needs to be present. It will take two Frame Sync cycles before the pin PCMT will become low
impedance.
- 12 -

W681310R PDF文件相關(guān)型號(hào)

W681310RG,W681310S,W681310SG,W681310W,W681310WG

W681310R 產(chǎn)品屬性

  • CODEC Block Diagram

  • 68

  • 集成電路 (IC)

  • 接口 - 編解碼器

  • -

  • PCM

  • PCM 音頻接口

  • 8 b

  • 1 / 1

  • 無

  • -

  • -

  • 2.7 V ~ 5.25 V

  • 2.7 V ~ 5.25 V

  • -40°C ~ 85°C

  • 表面貼裝

  • 20-SSOP（0.209"，5.30mm 寬）

  • 20-SSOP

  • 管件

  • W681360DK-ND - KIT DEVELOPMENT FOR W681360

W681310R相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！