最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

AD8000 Datasheet

  • AD8000

  • Clock Recovery and Data Retiming Phase-Locked Loop

  • 22頁

  • AD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

AD8000
SPECIFICATIONS WITH +5 V SUPPLY
At T
A
= 25擄C, V
S
= +5 V, R
L
= 150 鈩? Gain = +2, R
F
= R
G
= 432 鈩? unless otherwise noted. Exposed paddle should be connected to ground.
Table 2.
Parameter
DYNAMIC PERFORMANCE
鈭? dB Bandwidth
Conditions
G = +1, V
O
= 0.2 V p-p
G = +2, V
O
= 2 V p-p
G = +10, V
O
= 0.2 V p-p
V
O
= 0.2 V p-p
V
O
= 2 V p-p
G = +2, V
O
= 2 V step
G = +2, V
O
= 2 V step
V
O
= 2 V p-p, 5 MHz, LFCSP only
V
O
= 2 V p-p, 20 MHz, LFCSP only
f = 100 kHz
f = 100 kHz, 鈭捍N
f = 100 kHz, +IN
NTSC, G = +2
NTSC, G = +2
Min
Typ
980
477
328
136
136
2700
16
71/71
60/62
1.6
26
3.4
0.01
0.06
1.3
18
鈭?
鈭?
800
2/3.6
1.5 to 3.6
鈭?2
60
< +V
S
鈭?3.1
> +V
S
鈭?1.9
200
300
10
+3
+45
1500
Max
Unit
MHz
MHz
MHz
MHz
MHz
V/碌s
ns
dBc
dBc
nV/鈭欻z
pA/鈭欻z
pA/鈭欻z
%
Degree
mV
碌V/擄C
碌A(chǔ)
碌A(chǔ)
k鈩?/div>
M鈩?pF
V
dB
ns
V
V
ns
ns
Bandwidth for 0.1 dB Flatness
Slew Rate
Settling Time to 0.1%
NOISE/HARMONIC PERFORMANCE
Second/Third Harmonic
Second/Third Harmonic
Input Voltage Noise
Input Current Noise
Differential Gain Error
Differential Phase Error
DC PERFORMANCE
Input Offset Voltage
Input Offset Voltage Drift
Input Bias Current (Enabled)
Transimpedance
INPUT CHARACTERISTICS
Noninverting Input Impedance
Input Common-Mode Voltage Range
Common-Mode Rejection Ratio
Overdrive Recovery
POWER DOWN PIN
Power-Down Input Voltage
Turn-Off Time
Turn-On Time
Input Current
Enabled
Power-Down
OUTPUT CHARACTERISTICS
Output Voltage Swing
Linear Output Current
Overdrive Recovery
POWER SUPPLY
Operating Range
Quiescent Current
Quiescent Current (Power-Down)
Power Supply Rejection Ratio
+I
B
鈭捍
B
440
V
CM
= 鹵2.5 V
G = +1, f = 1 MHz, triangle wave
Power-down
Enable
50% of power-down voltage to
10% of V
OUT
final, V
IN
= 0.3 V p-p
50% of power-down voltage to
90% of V
OUT
final, V
IN
= 0.3 V p-p
鈭?1
鈭?4
鈭?.1
鈭?0
R
L
= 100 鈩?/div>
R
L
= 1 k鈩?/div>
V
O
= 2 V p-p, second HD < 鈭?0 dBc
G = +2, f = 100 kHz, triangle wave
1.1 to 3.9
1 to 3.1
+0.17
鈭?0
1.05 to 4.1
0.85 to 4.15
70
65
+1.4
鈭?0
碌A(chǔ)
碌A(chǔ)
V
V
mA
ns
鈭扨SRR/+PSRR
4.5
11
0.7
鈭?5/鈭?0
12
0.95
鈭?7/鈭?2
12
13
1.25
V
mA
mA
dB
Rev. 0 | Page 4 of 20

AD8000相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Clock Recovery and Data Retiming Phase-Locked Loop
    AD
  • 英文版
    Clock Recovery and Data Retiming Phase-Locked Loop
    AD [Analog...
  • 英文版
    AD800/AD802: Clock Recovery and Data Retiming Phase-Locked ...
    ETC
  • 英文版
    Clock Recovery and Data Retiming Phase-Locked Loop
    AD [Analog...
  • 英文版
    DATA RETIMING PHASE LOCKED LOOP
    AD
  • 英文版
    DATA RETIMING PHASE LOCKED LOOP
    AD [Analog...
  • 英文版
    Fiber Optic Receiver with Quantizer and Clock Recovery and D...
    ETC
  • 英文版
    Fiber Optic Receiver with Quantizer and Clock Recovery and D...
  • 英文版
    AD808: Fiber Optic Receiver with Quantizer and Clock Recove...
    ETC
  • 英文版
    Fiber Optic Receiver with Quantizer and Clock Recovery and D...
    AD
  • 英文版
    AD809: 155.52 MHz Frequency Synthesizer Data Sheet (Rev. A....
    ETC
  • 英文版
    155.52 MHz Frequency Synthesizer
  • 英文版
    Clock Recovery and Data Retiming Phase-Locked Loop
    AD
  • 英文版
    800 MHz, 50 mW Current Feedback Amplifier
    AD
  • 英文版
    800 MHz, 50 mW Current Feedback Amplifier
    AD [Analog...
  • 英文版
    Dual 600 MHz, 50 mW Current Feedback Amplifier
    AD
  • 英文版
    Dual 600 MHz, 50 mW Current Feedback Amplifier
    AD [Analog...
  • 英文版
    Triple, 1.5 GHz Op Amp
    AD
  • 英文版
    AD8003: Triple, 1.5 GHz Op Amp
    Analog Devices
  • 英文版
    Quad 3000 V/us, 35 mW Current Feedback Amplifier
    AD

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！