最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

AD9381 Datasheet

  • AD9381

  • HDMI? Display Interface

  • 45頁(yè)

  • AD

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

AD9381
AUDIO PLL SETUP
Data contained in the audio infoframes, among other registers,
define for the AD9381 HDMI receiver not only the type of
audio, but the sampling frequency (f
S
). The audio infoframe also
contains information about the N and CTS values used to
recreate the clock. With this information it is possible to
regenerate the audio sampling frequency. The audio clock is
regenerated by dividing the 20-bit CTS value into the TMDS
clock, then multiplying by the 20-bit N value. This yields a
multiple of the f
s
(sampling frequency) of either 128 脳 f
s
or
256 脳 f
s
. It is possible for this to be specified up to 1024 脳 f
s
.
SOURCE DEVICE
DIVIDE
BY
N
CYCLE
TIME
COUNTER
CTS
1
SINK DEVICE
In order to provide the most flexibility in configuring the audio
sampling clock, an additional PLL is employed. The PLL
characteristics are determined by the loop filter design, the PLL
charge pump current, and the VCO range setting. The loop
filter design is shown in Figure 8.
C
P
8nF
R
Z
1.5k惟
05689-010
C
Z
80nF
PV
D
FILT
Figure 8. PLL Loop Filter Detail
128 脳
f
S
VIDEO
CLOCK
N
1
N
TMDS
CLOCK
N
1
DIVIDE
BY
CTS
MULTIPLY 128 脳
f
S
BY
N
To fully support all audio modes for all video resolutions up to
1080p, it is necessary to adjust certain audio-related registers
from their power-on default values. Table 9 describes these
registers and gives their recommended settings.
REGISTER
N
AND CTS VALUES ARE TRANSMITTED USING THE
AUDIO CLOCK REGENERATION PACKET. VIDEO
CLOCK IS TRANSMITTED ON TMDS CLOCK CHANNEL.
Figure 7. N and CTS for Audio Clock
Table 9. AD9398 Audio Register Settings
Register
0x01
0x02
0x03
Bits
7:0
7:4
7:6
5:3
2
4
7
6:4
Recommended
Setting
0x00
0x40
01
010
1
0
1
011
Function
PLL Divisor (MSBs)
PLL Divisor (Lab鈥檚)
VCO Range
Charge Pump Current
PLL Enable
Audio Frequency Mode Override
PLL Enable
MCLK PLL Divisor
Comments
The analog video PLL is also used for the audio clock
circuit when in HDMI mode. This is done automatically.
05689-007
0x34
0x58
3
2:0
0
0**
N/CTS Disable
MCLK Sampling Frequency
In HDMI mode, this bit enables a lower frequency to be
used for audio MCLK generation.
Allows the chip to determine the low frequency mode
of the audio PLL.
This enables the analog PLL to be used for audio MCLK
generation.
When the analog PLL is enabled for MCLK generation,
another frequency divider is provided. These bits set
the divisor to 4.
The N and CTS values should always be enabled.
000 = 128 脳 f
S
001 = 256 脳 f
S
010 = 384 脳 f
S
011 = 512 脳 f
S
Rev. 0 | Page 12 of 44

AD9381相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！