Preliminary Technical Data
OUTLINE DIMENSIONS
2.90 BSC
ADM6821鈥揂DM6825
5
4
1.60 BSC
1
2
3
2.80 BSC
PIN 1
0.95 BSC
1.30
1.15
0.90
1.90
BSC
1.45 MAX
0.22
0.08
10
5
0
0.$
0.45
0.3
0.15 MAX
0.50
0.3
SEATING
PLANE
COMPLIANT TO JEDEC STANDARDS MO-178AA
Figure 1. 5-Lead Small Outline Transistor Package [SOT-23]
(RT-5)
Dimensions shown in millimeters
漏 2004 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective companies.
Printed in the U.S.A.
PR04535-0-2/04(PrA)
Rev. PrA | Page 7 of 7