最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS8406 Datasheet

  • CS8406

  • 192 kHz Digital Audio Interface Transmitter

  • 40頁(yè)

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

CS8406
APMS
HWCK0
HWCK1
TCBLD
TCBL
10
20
27
11
15
Serial Audio Data Port Master/Slave Select
(Input) - APMS should be connected to VL to set serial
audio input port as a master or connected to GND to set the port as a slave.
OMCK Clock Ratio Select
(Input) - Selects the ratio of OMCK to the input sample rate (Fs). A pull-up to
VL or pull-down to GND is required to set the appropriate mode. See Table 4 on page 33.
Transmit Channel Status Block Direction
(Input) - Connect TCBLD to VL to set TCBL as an output.
Connect TCBLD to GND to set TCBL as an input.
Transmit Channel Status Block Start
(Input/Output) - When operated as output, TCBL is high during
the first sub-frame of a transmitted channel status block, and low at all other times. When operated as
input, driving TCBL high for at least three OMCK clocks will cause the next transmitted sub-frame to be
the start of a channel status block.
C Bit Enable
(Input) - Determines how the channel status data bits are input. When CEN is low, hard-
ware mode A is selected, where the COPY/C, ORIG, EMPH and AUDIO pins are used to enter selected
channel status data. When CEN is high, hardware mode B is selected, where the COPY/C pin is used to
enter serial channel status data.
Validity Bit
(Input) - In hardware modes A and B, the V pin input determines the state of the validity bit
in the outgoing AES3 transmitted data. This pin is sampled on both edges of the ILRCK.
User Data Bit
(Input) - In hardware modes A and B, the U pin input determines the state of the user
data bit in the outgoing AES3 transmitted data. This pin is sampled on both edges of the ILRCK.
COPY Channel Status Bit/C Bit
(Input) - In hardware mode A (CEN = 0), the COPY/C and ORIG pins
determine the state of the Copyright, Pro, and L Channel Status bits in the outgoing AES3 data stream,
see Table 2 on page 33. In hardware mode B, the COPY/C pin becomes the direct C bit input data pin,
which is sampled on both edges of LRCK.
Pre-Emphasis Indicator
(Input) - In hardware mode A (CEN = 0), the EMPH pin low sets the 3 empha-
sis channel status bits to indicate 50/15
碌s
pre-emphasis of the transmitted audio data. If EMPH is high,
then the three EMPH channel status bits are set to 000, indicating no pre-emphasis.
Audio Channel Status Bit
(Input) - In hardware mode A (CEN = 0), the AUDIO pin determines the state
of the audio/non audio Channel Status bit in the outgoing AES3 data stream.
ORIG Channel Status Bit Control
(Input) - In hardware mode A (CEN = 0), the ORIG and COPY/C
pins determine the state of the Copyright, Pro, and L Channel Status bits in the outgoing AES3 data
stream, see Table 2 on page 33.
Test Pins
- These pins are unused inputs. It is recommended that these pins be tied to a supply (VL or
GND) to minimize leakage current. The CS8406 will operate correctly if these pins are left floating, how-
ever current consumption from VL will increase by 25
碌A(chǔ)
per TEST pin that is left floating.
CEN
16
V
U
COPY/C
17
18
1
EMPH
3
AUDIO
ORIG
19
28
TEST
2
7
8
DS580F1
35

CS8406相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！